diff options
author | Dave Airlie <airlied@linux.ie> | 2007-11-16 15:19:00 +1000 |
---|---|---|
committer | Dave Airlie <airlied@linux.ie> | 2007-11-16 15:19:00 +1000 |
commit | 3e62730f79a13883a65a568bc821bc56055a4ab7 (patch) | |
tree | 2a24056c447b84c94752f4ee09713c007271c9c9 /src/atombios_crtc.c | |
parent | cca7af3c4910983f7f090792986fcbfa0dc97cfb (diff) |
atombios: fixup warnings in atombios files
Diffstat (limited to 'src/atombios_crtc.c')
-rw-r--r-- | src/atombios_crtc.c | 17 |
1 files changed, 5 insertions, 12 deletions
diff --git a/src/atombios_crtc.c b/src/atombios_crtc.c index 34dd65c9..9305592e 100644 --- a/src/atombios_crtc.c +++ b/src/atombios_crtc.c @@ -260,21 +260,18 @@ atombios_crtc_set_pll(xf86CrtcPtr crtc, DisplayModePtr mode) { RADEONCrtcPrivatePtr radeon_crtc = crtc->driver_private; RADEONInfoPtr info = RADEONPTR(crtc->scrn); - unsigned char *RADEONMMIO = info->MMIO; int index = GetIndexIntoMasterTable(COMMAND, SetPixelClock); - double c; - int div1, div2, clock; - int sclock; - uint16_t ref_div, fb_div; - uint8_t post_div; - int mul; + int sclock = mode->Clock; + uint16_t ref_div = 0, fb_div = 0; + uint8_t post_div = 0; int major, minor; SET_PIXEL_CLOCK_PS_ALLOCATION spc_param; void *ptr; AtomBIOSArg data; unsigned char *space; RADEONSavePtr save = &info->ModeReg; - + + sclock = mode->Clock; if (IS_AVIVO_VARIANT) { PLLCalculate(mode->Clock, &ref_div, &fb_div, &post_div); } else { @@ -339,7 +336,6 @@ atombios_set_crtc_source(xf86CrtcPtr crtc) xf86CrtcConfigPtr xf86_config = XF86_CRTC_CONFIG_PTR(pScrn); RADEONCrtcPrivatePtr radeon_crtc = crtc->driver_private; RADEONInfoPtr info = RADEONPTR(pScrn); - unsigned char *RADEONMMIO = info->MMIO; AtomBIOSArg data; unsigned char *space; SELECT_CRTC_SOURCE_PS_ALLOCATION crtc_src_param; @@ -412,9 +408,6 @@ atombios_crtc_mode_set(xf86CrtcPtr crtc, RADEONInfoPtr info = RADEONPTR(pScrn); unsigned char *RADEONMMIO = info->MMIO; unsigned long fb_location = crtc->scrn->fbOffset + info->fbLocation; - int regval; - AtomBiosResult atom_res; - RADEONSavePtr restore = &info->ModeReg; Bool tilingOld = info->tilingEnabled; SET_CRTC_TIMING_PARAMETERS_PS_ALLOCATION crtc_timing; |