summaryrefslogtreecommitdiff
path: root/src/radeon_bios.c
diff options
context:
space:
mode:
authorMichel Dänzer <michel@tungstengraphics.com>2007-10-04 11:33:09 +0200
committerMichel Dänzer <michel@tungstengraphics.com>2007-10-04 11:33:09 +0200
commitabbafe6db7c0d24efc61a05950d4214c00d3f043 (patch)
tree74d33afd2eaf670fbdbb33df677dd7824b61b56e /src/radeon_bios.c
parent1110957ba703475847b8e72023c6edcbd1068aef (diff)
radeon: Fix compile warnings.
Diffstat (limited to 'src/radeon_bios.c')
-rw-r--r--src/radeon_bios.c11
1 files changed, 6 insertions, 5 deletions
diff --git a/src/radeon_bios.c b/src/radeon_bios.c
index d5b7f5e2..65c2bb0a 100644
--- a/src/radeon_bios.c
+++ b/src/radeon_bios.c
@@ -765,7 +765,7 @@ Bool RADEONInitExtTMDSInfoFromBIOS (xf86OutputPtr output)
val = RADEON_BIOS32(index);
index += 4;
ErrorF("WRITE INDEXED: 0x%x 0x%x\n",
- reg, (unsigned)val);
+ (unsigned)reg, (unsigned)val);
/*OUTREG(reg, val);*/
break;
case 2:
@@ -777,13 +777,13 @@ Bool RADEONInitExtTMDSInfoFromBIOS (xf86OutputPtr output)
val = INREG(reg);
val = (val & andmask) | ormask;
ErrorF("MASK DIRECT: 0x%x 0x%x 0x%x\n",
- reg, (unsigned)andmask, (unsigned)ormask);
+ (unsigned)reg, (unsigned)andmask, (unsigned)ormask);
/*OUTREG(reg, val);*/
break;
case 4:
val = RADEON_BIOS16(index);
index += 2;
- ErrorF("delay: %d\n", val);
+ ErrorF("delay: %u\n", (unsigned)val);
usleep(val);
break;
case 5:
@@ -793,7 +793,7 @@ Bool RADEONInitExtTMDSInfoFromBIOS (xf86OutputPtr output)
ormask = RADEON_BIOS32(index);
index += 4;
ErrorF("MASK PLL: 0x%x 0x%x 0x%x\n",
- reg, (unsigned)andmask, (unsigned)ormask);
+ (unsigned)reg, (unsigned)andmask, (unsigned)ormask);
/*val = INPLL(pScrn, reg);
val = (val & andmask) | ormask;
OUTPLL(pScrn, reg, val);*/
@@ -802,7 +802,8 @@ Bool RADEONInitExtTMDSInfoFromBIOS (xf86OutputPtr output)
reg = id & 0x1fff;
val = RADEON_BIOS8(index);
index += 1;
- ErrorF("i2c write: 0x%x, 0x%x\n", reg, val);
+ ErrorF("i2c write: 0x%x, 0x%x\n", (unsigned)reg,
+ (unsigned)val);
RADEONDVOWriteByte(radeon_output->DVOChip, reg, val);
break;
default: