summaryrefslogtreecommitdiff
path: root/src/radeon_video.h
diff options
context:
space:
mode:
authorIlija Hadzic <ilijahadzic@gmail.com>2013-05-08 22:39:41 -0400
committerMichel Dänzer <michel@daenzer.net>2013-05-29 15:15:39 +0200
commit80ae2291d082b57c70d27a80182f00d760fb3d3a (patch)
tree21a7457e7a8d34773a176db9ffb8520cf71da1ae /src/radeon_video.h
parent5fd2eb5d12cea32927a9e6c6ce4afd18aa7d046a (diff)
DRI2: adjust MSC by the number of interpolated vblanks
Normally, MSC value equals the vblank count of the CRTC on which the drawable resides. However, we are now interpolating vblanks through DPMS-off state, so if the CRTC is turned off at some point, the vlbank count does not change, but MSC does change by the amount that equals the cumulative number of interpolated vblanks. So each time we interact with the CRTC's vblank facility, we have to adjust the vblank counter: in the request, we have to subtract the number of interpolated vblanks from MSC and in the reply we have to add the number of interpolated vblanks to the MSC. This patch only makes the MSC correct when CRTC is on. The subsequent patch will construct the MSC when CRTC is not running. Signed-off-by: Ilija Hadzic <ihadzic@research.bell-labs.com> Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'src/radeon_video.h')
-rw-r--r--src/radeon_video.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/radeon_video.h b/src/radeon_video.h
index e6068e86..2a092954 100644
--- a/src/radeon_video.h
+++ b/src/radeon_video.h
@@ -101,5 +101,6 @@ RADEONCopyMungedData(ScrnInfoPtr pScrn,
unsigned int dstPitch, unsigned int h, unsigned int w);
Bool radeon_crtc_is_enabled(xf86CrtcPtr crtc);
+uint32_t radeon_get_interpolated_vblanks(xf86CrtcPtr crtc);
#endif