summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorAlex Deucher <alexander.deucher@amd.com>2014-03-10 16:20:09 -0400
committerAlex Deucher <alexander.deucher@amd.com>2014-03-11 09:55:21 -0400
commit5eee8a4d5c86bb1cc34d8caf2f2b64b53c241fa5 (patch)
tree771df621896691cd6b9beae35c5d75f7fe0061d6 /src
parent691ec3d99c30111a4789830dfccb6eb5d3c40187 (diff)
radeon: enable tiling by default on CIK
Now that mesa 10.1 is released, we can enable this by default for CIK parts. Tiling improves memory bandwidth utilization. Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Reviewed-by: Michel Dänzer <michel.daenzer@amd.com>
Diffstat (limited to 'src')
-rw-r--r--src/radeon_kms.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/radeon_kms.c b/src/radeon_kms.c
index 4a6c38e8..4f1f5ee9 100644
--- a/src/radeon_kms.c
+++ b/src/radeon_kms.c
@@ -868,13 +868,13 @@ Bool RADEONPreInit_KMS(ScrnInfoPtr pScrn, int flags)
* with proper bit, in the meantime you need to set tiling option in
* xorg configuration files
*/
- info->ChipFamily <= CHIP_FAMILY_HAINAN &&
+ info->ChipFamily <= CHIP_FAMILY_HAWAII &&
!info->is_fast_fb;
/* 2D color tiling */
if (info->ChipFamily >= CHIP_FAMILY_R600) {
info->allowColorTiling2D = xf86ReturnOptValBool(info->Options, OPTION_COLOR_TILING_2D,
- info->ChipFamily <= CHIP_FAMILY_HAINAN);
+ info->ChipFamily <= CHIP_FAMILY_HAWAII);
}
if (info->ChipFamily >= CHIP_FAMILY_R600) {