| Age | Commit message (Collapse) | Author |
|---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
This code is still experimental but we will allow users to enable it for experimental reasons
|
|
This should fix some missing font issues in EXA without DRI cases.
|
|
|
|
This adds support for the digital outputs on the RV730.
|
|
|
|
Thanks to Joseph Adams for helping me sort this out.
Verified on eMac G4/1.0 with radeon 7500
Later eMacs with radeon 9200 or 9600 chips may have
different ddc setups. Need to verify.
|
|
|
|
Only avoid the vlines we are rendering to, instead of the entire
screen. This way we don't stall the card for longer than we
absolutely have to.
EXA calls fixed by Alex Deucher.
|
|
if the dest pixmap is the front buffer, stall the pipe
until the vline is outside the active area.
For EXA, pick crtc based on the larger mode area;
ideally we'd have one pixmap per crtc.
For Xv, use dst window area to determine crtc.
|
|
- fixes bug 18864
|
|
|
|
|
|
The radeon driver is storing PCI addresses in unsigned long's which
won't work well on 32-bit platforms with 64-bit physical address space
such as PowerPC 4xx. This fixes it by using unsigned long long instead.
|
|
should fix bug 11300
|
|
This is a setup patch for the kms/memory management code.
|
|
Acceleration needs to be initialized before setting the mode
for initial rotation to work. Changing the order in RADEONScreenInit()
doesn't work because RADEONDRIKernelInit() hangs in the ioctl to
initialize the CP if the mode is not set prior (even if the heads
are turned off after setting the mode). The workaround is to set the
modes twice, once before accel and once after.
This needs to be looked into further.
|
|
|
|
modelled after Matthias' similar rhd change
|
|
based on Matthias' similar work in rhd
|
|
- remove unused vars
- remove static exa render vars
|
|
|
|
|
|
Seems higher dotclocks prefer a higher FB div.
Someone with a lot of should try and find out where
the div sweet spots are for various dotclock ranges.
fixes bug 17125
|
|
They should only affect 3D and init3d() should take care of that case
noticed by libv on IRC.
|
|
- unify the ddc and i2c code
- add gpio mask support for legacy chips
- remove the magic gpio dance for ancient monitors
(if you have an ancient monitor that ddc stops
working on let me know). This should speed up DDC
on legacy chips.
-- radeon sw gpio i2c --
4 sets of gpio registers for clk and data and corresponding bit masks
mask - locks the gpio for use by sw
get - reads the value off the gpio pad
put - sets the gpio direction to output
a - "other stuff" On legacy chips you clear them if you want
to use a gpio for i2c. In some cases they are used for the
output value when the gpio in the output state.
|
|
Some M6 chips have a faulty MEM_SIZE register that in
some cases reports 0 on 8 MB cards. On EnterVT we check
the MEM_SIZE reg as a check to see if the card is posted or
not. Since this reg returns 0, the driver attempts to post
the card which can lead to a hang. Switch this to check if
either crtc is active as is done in the bios init code.
fixes bug 13994
|
|
- makes crtc1 and crtc2 watermark setup independant.
- fixes the case where only crtc2 is active
|
|
This is a cleaned up (in as much as atombios can be..) of benh's patch.
airlied - removed benh's debugging for now, it might need to be put back later..
|
|
adds pci ids and one register from AMD code
|
|
We never test the other codepath and I don't think I've ever recommended it
for anyone.
|
|
Patch from Jiří Paleček (see debian bug 465864) with some tweaks
by me.
- abort rather than programming bad dividers if no pll dividers can be found
- improve the pll selection algorithm
- in general, prefer lower ref dividers
I've tested this patch on a wide variety of chips (r1xx-r6xx) and clocks.
|
|
This fixes some occasional mode change problems with multiple heads active.
It seems radeons generally like to turn on the whole output/crtc setup
in one shot.
|
|
|
|
On some radeons you can't read the bios without initializing int10.
On ATOM-based secondary cards, intitializing int10 tends to hang the card.
|
|
|
|
|
|
|
|
RS400 (intel based IGP) and RS480 (AMD based IGP) have different
MC setups and need to be handled differently
|
|
The compiler pointed this out...
|
|
As has been done with xf86-video-intel, replace all CARD* datatypes with
uint*_t datatypes available from stdint.h.
|
