| Age | Commit message (Collapse) | Author |
|---|
|
we should get these values from the bios tables, but for now use
some reasonable defaults. This should fix the washed out color
problems on bugs 1082 and 12844.
|
|
|
|
bit is wrong on at least X700 cards with rialto pcie-agp bridge chip,
should be safe to use just the bit from the bridge hopefully to make
agp setup work on these cards and not adversely affect others.
|
|
This avoids hangs that occur when touching these registers while the card is
busy with some cards.
|
|
|
|
This reverts commit 0241cac643fa1c08a45ea44f5c670b290e760ad8.
Taking the DRI lock in paths called from the SIGIO handler isn't safe. For
example, the SIGIO handler may be called while the lock is held by an AIGLX
context, resulting in deadlock. See e.g.
https://bugs.freedesktop.org/show_bug.cgi?id=13005 .
|
|
Bug #12984.
|
|
These bits don't seem to be reliable or routed right
in all cases.
|
|
|
|
- Reduce the number of times we do DDC and don't
skip the magical GPIO dance when doing DDC.
- If no DDC modes are found, add the screen modes
|
|
|
|
when radeon_crtc_mode_set() is called during ScreenInit(),
we don't have pScrn->pScreen yet.
|
|
Shouldn't be needed any longer as I've finally sorted out
the LVDS issues due to the crtc setup.
|
|
For panels, both the mode and crtc values need to be updated based
on the native mode timing. This shoudl fix any remaining problems
with RMX.
|
|
|
|
allow the user to set any tv standard rather than
limiting it to what the bios says is supported.
|
|
RMX should work again with native timings after the previous
patch.
|
|
At some point we changed how hsync_wid and vsync_wid were clipped.
Previously we used the field size as a mask when building the
register. This got changed to setting the value to the field
size if it was greater. this probably explains number stange
mode bugs.
|
|
* Detect all PowerBooks with dual link DVI (according to developer.apple.com)
and both Mac Mini G4 models. Other PowerBooks and iBooks should be covered
by the 'detected as' line in /proc/cpuinfo.
* Give specific instructions for overriding and reporting incorrect detection.
* Only perform detection when Option "MacModel" isn't present with a valid
value.
* Close /proc/cpuinfo file handle when done with it.
* Coding style cleanups.
|
|
|
|
This should at least get something on the screen.
XPRESS chips, I'm looking in your general direction...
|
|
|
|
|
|
by toggling the appropriate bios scratch regs you can tell
the bios not the touch the hw while the driver is active.
This should prevent the bios from scrambling the hardware
when users open the lid or toggle bios hotkeys.
fixes bug 12567
|
|
I'm not sure how reliable this is. The lid closed
bit only seems to be set if the lid is closed at boot
so LVDS will default to on if you restart X with the
lid closed after boot.
|
|
Seems XPRESS desktop chips with DVI-D list a proprietary
connector type rather than DVI-D. try and do the right thing.
Also, XPRESS chips seem to include connector type 8 and ddc
type 8 which are unknown at this time.
|
|
Include the mode restore bugfix from monolithic Xorg, that is derived
from the version in xsrc which in turn was provided by Matthieu Herb
over 3 years ago on the XFree86 lists. Suggested by various
developers, hold-back due to the working state in xorg-server 1.1.1.
Tracing down the exact change showed that the changed default color
depth made this issue a lot more prominent again. Discussed with Eric
Anholt.
|
|
fixes bug 12733
|
|
|
|
Seems some laptops need the native mode from the bios for
LVDS while others seem to prefer a CVT mode. Add an option
to pick the preferred mode. The default it to use the bios
table timing.
|
|
thanks to arekm on xorg-devel for testing/feedback
|
|
RS482_5975 is actually RS485. see bug 12048
|
|
fixes bug 12048
|
|
|
|
Surprisingly easy, thanks to George's pci-rework changes.
|
|
|
|
|
|
|
|
It's only called by RADEONSave(), so just move its
contents into RADEONSave(). this mirrors RADEONRestore().
|
|
|
|
It seems that on quite a few laptops the LVDS H/V timing
from the bios tables are way off or just doesn't work period.
Either we are using it wrong or we need some additional checks
when we parse it. Only the dot clock seems to really matter,
so use cvt modes and update the dotclock. This seems to work
correctly in all cases.
|
|
- The panel timing from the bios tables is for the crtc,
not the native panel mode, so add cvt modes for the panel
and fix up the crtc values in mode_fixup().
- rename and reconfigure RADEONValidateFPModes() to what it
really does: add screen modes. I suppose for backwards
compatibility we ought to add the screen modes to every
reasonable output, but everyone should really use xrandr
or an output monitor section to add custom modes. Hopefully
this will go away at some point.
|
|
Should fix bug 12490
|
|
|
|
This probably won't work on all chips as the various gpio lines
seem to need special magic to to actually talk to the i2c slave
chips.
|
|
|
|
Hopefully this will fix up the weird mode issues with LVDS and
native and RMX modes, but I can't seem to get quite the right
combo to fix everyone.
|
|
|
|
This was accidentally broken when moving away from using pixmap data pointers
directly.
|
|
The combined pitch/offset registers only support pitches up to 16320 bytes.
With EXA >= 2.3, set the maxPitchBytes field accordingly. With older versions,
limit maxX such that the pitch of 32bpp pixmaps doesn't exceed the limit.
Also check the limit in RADEONGetOffsetPitch just in case.
Fixes https://bugs.freedesktop.org/show_bug.cgi?id=12551 .
|
