summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorChris Wilson <chris@chris-wilson.co.uk>2011-03-09 08:26:44 +0000
committerChris Wilson <chris@chris-wilson.co.uk>2011-03-09 08:26:44 +0000
commit0bb1a5f19e09dc553761ddd90bf6319eab94a597 (patch)
tree310ba497098cd5d04414d0c84b96061aa936ba94 /src
parent34f9a3335f96b16ef9df6213eb0a586c94f8f05b (diff)
Update priv->stride after bo reallocation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Diffstat (limited to 'src')
-rw-r--r--src/intel_uxa.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/intel_uxa.c b/src/intel_uxa.c
index 754bb4e5..13d8cf93 100644
--- a/src/intel_uxa.c
+++ b/src/intel_uxa.c
@@ -668,9 +668,7 @@ void intel_set_pixmap_bo(PixmapPtr pixmap, dri_bo * bo)
priv->bo = bo;
priv->stride = intel_pixmap_pitch(pixmap);
- ret = drm_intel_bo_get_tiling(bo,
- &tiling,
- &swizzle_mode);
+ ret = drm_intel_bo_get_tiling(bo, &tiling, &swizzle_mode);
if (ret != 0) {
FatalError("Couldn't get tiling on bo %p: %s\n",
bo, strerror(-ret));
@@ -796,6 +794,8 @@ static Bool intel_uxa_put_image(PixmapPtr pixmap,
if (tiling != I915_TILING_NONE)
drm_intel_bo_set_tiling(bo, &tiling, stride);
+ priv->stride = stride;
+ priv->tiling = tiling;
screen->ModifyPixmapHeader(pixmap,
w, h,