summaryrefslogtreecommitdiff
path: root/src/intel_driver.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/intel_driver.c')
-rw-r--r--src/intel_driver.c15
1 files changed, 3 insertions, 12 deletions
diff --git a/src/intel_driver.c b/src/intel_driver.c
index 8cb098a1..0e27c48f 100644
--- a/src/intel_driver.c
+++ b/src/intel_driver.c
@@ -390,18 +390,9 @@ static Bool can_accelerate_blt(struct intel_screen_private *intel)
if (INTEL_INFO(intel)->gen == -1)
return FALSE;
- if (0 && (IS_I830(intel) || IS_845G(intel))) {
- /* These pair of i8xx chipsets have a crippling erratum
- * that prevents the use of a PTE entry by the BLT
- * engine immediately following updating that
- * entry in the GATT.
- *
- * As the BLT is fundamental to our 2D acceleration,
- * and the workaround is lost in the midst of time,
- * fallback.
- *
- * XXX disabled for release as causes regressions in GL.
- */
+ if (xf86ReturnOptValBool(intel->Options, OPTION_ACCEL_DISABLE, FALSE)) {
+ xf86DrvMsg(intel->scrn->scrnIndex, X_CONFIG,
+ "Disabling hardware acceleration.\n");
return FALSE;
}