summaryrefslogtreecommitdiff
path: root/src/i830_display.c
AgeCommit message (Expand)Author
2007-01-03Add per-CRTC gamma control support for RandR.Eric Anholt
2007-01-03Sync dspbase/dspsurf registers by re-reading them.Keith Packard
2007-01-02Make driver build and run on Xorg 7.1. Delay DSP*BASE setting until last.Keith Packard
2006-12-21PLL computations missed one possible 'm2' value.Keith Packard
2006-12-19Bug #9382: Save the CRTC's desired mode in the old RandR 1.0 mode set path.Eric Anholt
2006-12-19Only erase curMode in i830DisableUnusedFunctions when the CRTC is disabled.Eric Anholt
2006-12-19Simplify i830DisableUnusedFunctions() by using the CRTC dpms routines.Eric Anholt
2006-12-16Follow BIOS order in writing DPLL/DPLL_MD registers.Keith Packard
2006-12-16reorder restore writes for 965 VGAKeith Packard
2006-12-14Follow BIOS PLL write protocol (disable,enable,enable).Keith Packard
2006-12-14Turn pll/pipe/plane on in crtc_set_modeKeith Packard
2006-12-13Move xf86CrtcConfig to ScrnInfo private.Keith Packard
2006-12-13Add magic double-write of the dpll register to fix mac mini cold boot.Eric Anholt
2006-12-13Add some caution with PCI write posting and DPLL delays to i830_crtc_dpms.Eric Anholt
2006-12-12Write dpll_md register while updating dpll as that appears to be required.Keith Packard
2006-12-12Replace custom, partially broken DPMS implementation with a generic one.Eric Anholt
2006-12-12Flush the plane changes in i830_crtc_dpms()Eric Anholt
2006-12-11Move the overlay mode switch status updates to when we enable/disable crtcs.Eric Anholt
2006-12-11Remove remnants of old savedCurrentMode hack. Man, that was gross.Eric Anholt
2006-12-11Remove dead remnants of old clone mode support.Eric Anholt
2006-12-06Use DOUBLE_WIDE mode on all hardware.Keith Packard
2006-12-06Cannot modify DPLL register in output mode_set function.Keith Packard
2006-12-06Merge branch 'modesetting' into nonrandr-setupnonrandr-setupKeith Packard
2006-12-06Use xf86 structures for default config instead of RandR.Keith Packard
2006-12-05Fix copy'n'paste-o of the ordering of h/v fields in DSP[AB]SIZE.Eric Anholt
2006-12-05Merge branch 'modesetting-origin' into modesettingEric Anholt
2006-12-05Move reg dump from i830PipeSetMode to after we set up the modes with RandR.Eric Anholt
2006-12-05WIP code to move mode set sequencing to XFree86 handlers.Eric Anholt
2006-12-02DOUBLE_WIDE mode for high pixel clock 8xx. Rewrite PLL search.Keith Packard
2006-11-30Merge branch 'restructure-outputs' into modesetting.Keith Packard
2006-11-28Conditionally compile old-server compatibility code in.Eric Anholt
2006-11-27Move crtc/output config to sub-structure.Keith Packard
2006-11-26Remove mode setting from load detect CRTC allocation.Keith Packard
2006-11-26Start output/crtc restructuring work. It compiles.Keith Packard
2006-11-19Preliminary 945 TV output. Color key is broken. Fixed mode.Keith Packard
2006-11-16RandR-based initial output configuration.Keith Packard
2006-11-16Inverted boolean sense when selecting pipe for CRT detection.Keith Packard
2006-11-10Fix clock range for single-channel LVDS.Eric Anholt
2006-11-08Merge branch 'modesetting-keithp' into modesettingKeith Packard
2006-11-08Change the output and pipe "is it on/off" field name to "enabled".Eric Anholt
2006-11-08Go back to only setting up outputs that have a display connected.Eric Anholt
2006-11-08Fix i830DisableUnusedFunctions after pipe structure change.Eric Anholt
2006-11-07Eliminate operatingDevices member and PIPE_* values.Keith Packard
2006-11-07Use pI830->availablePipes instead of MAX_DISPLAY_PIPES everywhereKeith Packard
2006-11-06Move PFIT_CONTROL disable for G965 up before post_set_mode.Eric Anholt
2006-11-05DSPSURF must be page aligned. Place intra-screen offset in DSPBASE.Keith Packard
2006-11-05Fix CRT output on 965 chipset.Keith Packard
2006-11-05Move remaining pipe mode setting logic to i830PipeSetModeKeith Packard
2006-11-04Rename availablePipes to num_pipesKeith Packard
2006-11-04Eliminate operatingDevices member and PIPE_* values.Keith Packard
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-25 13:41:05 +0000