summaryrefslogtreecommitdiff
path: root/src/intel_batchbuffer.c
AgeCommit message (Expand)Author
2012-03-15uxa: Simplify flush trackingChris Wilson
2012-03-15uxa: Kill the complicated in-flight trackingChris Wilson
2011-11-16Compile out UXA if so desiredChris Wilson
2011-10-11snb: implement PIPE_CONTROL workaroundDaniel Vetter
2011-05-09Add support for Ivybridge chipset.Eric Anholt
2011-05-07Ensure that the partial batch is flushed upon the blockhandlerChris Wilson
2011-04-08intel: Restore manual flush for old kernelsChris Wilson
2011-04-08Tell users to grab i915_error_state on gpu hangsDaniel Vetter
2011-04-07gen6: Invalidate texture cacheChris Wilson
2011-04-04Take advantage of the kernel flush for dirty bo in the busy ioctlChris Wilson
2011-04-04i965: segregate each vertex element into its own bufferChris Wilson
2010-12-03Wait on the current buffer to complete when running synchronously.Chris Wilson
2010-12-03i965: Amalgamate surface binding tablesChris Wilson
2010-12-03i965: Upload an entire vbo in a single pwrite, rather than per-rectangleChris Wilson
2010-11-05Wait for any pending rendering before switching modes.Chris Wilson
2010-11-01add BLT ring supportZou Nan hai
2010-11-01Xv: setup pipeline for Xv on SandybridgeXiang, Haihao
2010-10-07Include a chipset generation number to clarify device specific paths.Chris Wilson
2010-06-25Rename common infrastructure to the intel namespace.Chris Wilson
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-28 13:48:45 +0000