summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2011-01-04i965: Fix off-by-one in assertChris Wilson
2011-01-03If the crtc is not enabled, then it can't be onChris Wilson
2011-01-03dri2: Fix interlace computationAdam Jackson
2011-01-03xv: Fix interlace computationAdam Jackson
2011-01-03dri: Only issue a warning for an "impossible" flip return 5 timesChris Wilson
2011-01-02dri: Don't wait upon a NULL current modeChris Wilson
2011-01-02dri: Fix the use of the uninitialised bo for flinkChris Wilson
2010-12-31dri: Protect against using dri with an non-gem pixmapChris Wilson
2010-12-30Don't replace the scanout bo through PutImageChris Wilson
2010-12-24dri: Differentiate identical "get vblank failed" messages with line noChris Wilson
2010-12-23i830: amalgamate consecutive composites into a single primitiveChris Wilson
2010-12-22Remove the deprecated function 'XNFprintf'Chris Wilson
2010-12-20Undo: Disable BLT for i830 and 845GChris Wilson
2010-12-20G35 is gen4 and not gen3Chris Wilson
2010-12-16Check consistency of pageflip completion vblank count.Mario Kleiner
2010-12-16Fix reporting of pageflip completion events on multi-head.Mario Kleiner
2010-12-07Revert "i965: The RenderCache flush after every glyph is required for compiz"Chris Wilson
2010-12-07i965: Mark sure we mark reused render targets as dirtyChris Wilson
2010-12-07i965: The RenderCache flush after every glyph is required for compizChris Wilson
2010-12-07i965: Invalidate pixmap binding location on reuse.Chris Wilson
2010-12-07Always flush the batch before blocking for new X requestsChris Wilson
2010-12-06snb: Only emit CC and DepthStencil bos once per batchChris Wilson
2010-12-06snb: Restore drawrect, we need the implicit flushChris Wilson
2010-12-06snb: Cache pixmap binding locationsChris Wilson
2010-12-06snb: Cache state between composite opsChris Wilson
2010-12-06snb: Emit more invariants only onceChris Wilson
2010-12-05uxa: Prevent reading past the last byte on upload/downloadChris Wilson
2010-12-05Don't use hardware acceleration on Sandybridge rev 07 hardware or earlier.Matthias Hopf
2010-12-05display: Flush any pending batches before changing modes.Chris Wilson
2010-12-05i965: Also flush the vertex buffer when restarting the array.Chris Wilson
2010-12-05i965: Check for potential vertex array overflow every timeChris Wilson
2010-12-03Wait on the current buffer to complete when running synchronously.Chris Wilson
2010-12-03i965: Amalgamate surface binding tablesChris Wilson
2010-12-03i965: Upload an entire vbo in a single pwrite, rather than per-rectangleChris Wilson
2010-12-03i965: Use reciprocal scale factors to avoid the divide per-vertex-elementChris Wilson
2010-11-23Disable BLT for i830 and 845GChris Wilson
2010-11-17Mark outputs as DPMSModeOn and restore backlight at mode setKeith Packard
2010-11-14uxa: Relax fencing some more for gen3Chris Wilson
2010-11-09i915: Disable maximum state addressesChris Wilson
2010-11-05Wait for any pending rendering before switching modes.Chris Wilson
2010-11-03Downgrade tiling allocation failure to a warningChris Wilson
2010-11-03Fallback to shadow for Sandybridge if we don't have access to the BLTChris Wilson
2010-11-02Remove the intermittent GEM_THROTTLE call.Eric Anholt
2010-11-02render: use headerless render target writeXiang, Haihao
2010-11-02render: acceleration for composite on SandybridgeXiang, Haihao
2010-11-02render: fragments for composite on SandybridgeXiang, Haihao
2010-11-02render: fix send instruction used in sampling fragmentsXiang, Haihao
2010-11-02render: set the surface state base addressXiang, Haihao
2010-11-01Flush BLT batches before starting an atomic RENDER batchChris Wilson
2010-11-01Support BLT acceleration on gen6Zou Nan hai
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-30 05:57:19 +0000