1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
|
/*
* Copyright © 2007 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Authors:
* Zhenyu Wang <zhenyu.z.wang@sna.com>
*
*/
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif
#define _SNA_XVMC_SERVER_
#include "sna.h"
#include "sna_video_hwmc.h"
#include <X11/extensions/Xv.h>
#include <X11/extensions/XvMC.h>
#include <fourcc.h>
static int create_subpicture(ScrnInfoPtr scrn, XvMCSubpicturePtr subpicture,
int *num_priv, CARD32 ** priv)
{
return Success;
}
static void destroy_subpicture(ScrnInfoPtr scrn, XvMCSubpicturePtr subpicture)
{
}
static int create_surface(ScrnInfoPtr scrn, XvMCSurfacePtr surface,
int *num_priv, CARD32 ** priv)
{
return Success;
}
static void destroy_surface(ScrnInfoPtr scrn, XvMCSurfacePtr surface)
{
}
static int create_context(ScrnInfoPtr scrn, XvMCContextPtr pContext,
int *num_priv, CARD32 **priv)
{
struct sna *sna = to_sna(scrn);
struct sna_xvmc_hw_context *contextRec;
*priv = calloc(1, sizeof(struct sna_xvmc_hw_context));
contextRec = (struct sna_xvmc_hw_context *) *priv;
if (!contextRec) {
*num_priv = 0;
return BadAlloc;
}
*num_priv = sizeof(struct sna_xvmc_hw_context) >> 2;
if (sna->kgem.gen >= 40) {
if (sna->kgem.gen >= 45)
contextRec->type = XVMC_I965_MPEG2_VLD;
else
contextRec->type = XVMC_I965_MPEG2_MC;
contextRec->i965.is_g4x = sna->kgem.gen == 45;
contextRec->i965.is_965_q = IS_965_Q(sna);
contextRec->i965.is_igdng = IS_GEN5(sna);
} else {
contextRec->type = XVMC_I915_MPEG2_MC;
contextRec->i915.use_phys_addr = 0;
}
return Success;
}
static void destroy_context(ScrnInfoPtr scrn, XvMCContextPtr context)
{
}
/* i915 hwmc support */
static XF86MCSurfaceInfoRec i915_YV12_mpg2_surface = {
FOURCC_YV12,
XVMC_CHROMA_FORMAT_420,
0,
720,
576,
720,
576,
XVMC_MPEG_2,
/* XVMC_OVERLAID_SURFACE | XVMC_SUBPICTURE_INDEPENDENT_SCALING, */
0,
/* &yv12_subpicture_list */
NULL,
};
static XF86MCSurfaceInfoRec i915_YV12_mpg1_surface = {
FOURCC_YV12,
XVMC_CHROMA_FORMAT_420,
0,
720,
576,
720,
576,
XVMC_MPEG_1,
/* XVMC_OVERLAID_SURFACE | XVMC_SUBPICTURE_INDEPENDENT_SCALING, */
0,
NULL,
};
static XF86MCSurfaceInfoPtr surface_info_i915[2] = {
(XF86MCSurfaceInfoPtr) & i915_YV12_mpg2_surface,
(XF86MCSurfaceInfoPtr) & i915_YV12_mpg1_surface
};
/* i965 and later hwmc support */
#ifndef XVMC_VLD
#define XVMC_VLD 0x00020000
#endif
static XF86MCSurfaceInfoRec yv12_mpeg2_vld_surface = {
FOURCC_YV12,
XVMC_CHROMA_FORMAT_420,
0,
1936,
1096,
1920,
1080,
XVMC_MPEG_2 | XVMC_VLD,
XVMC_INTRA_UNSIGNED,
NULL
};
static XF86MCSurfaceInfoRec yv12_mpeg2_i965_surface = {
FOURCC_YV12,
XVMC_CHROMA_FORMAT_420,
0,
1936,
1096,
1920,
1080,
XVMC_MPEG_2 | XVMC_MOCOMP,
/* XVMC_OVERLAID_SURFACE | XVMC_SUBPICTURE_INDEPENDENT_SCALING, */
XVMC_INTRA_UNSIGNED,
/* &yv12_subpicture_list */
NULL
};
static XF86MCSurfaceInfoRec yv12_mpeg1_i965_surface = {
FOURCC_YV12,
XVMC_CHROMA_FORMAT_420,
0,
1920,
1080,
1920,
1080,
XVMC_MPEG_1 | XVMC_MOCOMP,
/*XVMC_OVERLAID_SURFACE | XVMC_SUBPICTURE_INDEPENDENT_SCALING |
XVMC_INTRA_UNSIGNED, */
XVMC_INTRA_UNSIGNED,
/*&yv12_subpicture_list */
NULL
};
static XF86MCSurfaceInfoPtr surface_info_i965[] = {
&yv12_mpeg2_i965_surface,
&yv12_mpeg1_i965_surface
};
static XF86MCSurfaceInfoPtr surface_info_vld[] = {
&yv12_mpeg2_vld_surface,
&yv12_mpeg2_i965_surface,
};
/* check chip type and load xvmc driver */
Bool sna_video_xvmc_setup(struct sna *sna,
ScreenPtr screen,
XF86VideoAdaptorPtr target)
{
XF86MCAdaptorRec *pAdapt;
char *name;
char buf[64];
/* Needs KMS support. */
if (sna->kgem.gen < 31)
return FALSE;
/* Not implemented */
if (sna->kgem.gen >= 60)
return FALSE;
pAdapt = calloc(1, sizeof(XF86MCAdaptorRec));
if (!pAdapt)
return FALSE;
pAdapt->name = target->name;
pAdapt->num_subpictures = 0;
pAdapt->subpictures = NULL;
pAdapt->CreateContext = create_context;
pAdapt->DestroyContext = destroy_context;
pAdapt->CreateSurface = create_surface;
pAdapt->DestroySurface = destroy_surface;
pAdapt->CreateSubpicture = create_subpicture;
pAdapt->DestroySubpicture = destroy_subpicture;
if (sna->kgem.gen >= 45) {
name = "xvmc_vld",
pAdapt->num_surfaces = ARRAY_SIZE(surface_info_vld);
pAdapt->surfaces = surface_info_vld;
} else if (sna->kgem.gen >= 40) {
name = "i965_xvmc",
pAdapt->num_surfaces = ARRAY_SIZE(surface_info_i965);
pAdapt->surfaces = surface_info_i965;
} else {
name = "i915_xvmc",
pAdapt->num_surfaces = ARRAY_SIZE(surface_info_i915);
pAdapt->surfaces = surface_info_i915;
}
if (xf86XvMCScreenInit(screen, 1, &pAdapt)) {
xf86DrvMsg(sna->scrn->scrnIndex, X_INFO,
"[XvMC] %s driver initialized.\n",
name);
} else {
xf86DrvMsg(sna->scrn->scrnIndex, X_INFO,
"[XvMC] Failed to initialize XvMC.\n");
return FALSE;
}
sprintf(buf, "pci:%04x:%02x:%02x.%d",
sna->PciInfo->domain,
sna->PciInfo->bus, sna->PciInfo->dev, sna->PciInfo->func);
xf86XvMCRegisterDRInfo(screen, SNA_XVMC_LIBNAME,
buf,
SNA_XVMC_MAJOR, SNA_XVMC_MINOR,
SNA_XVMC_PATCHLEVEL);
return TRUE;
}
|
