1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
|
/*
* Copyright © 2008 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Author:
* Zou Nan hai <nanhai.zou@intel.com>
* Zhang Hua jun <huajun.zhang@intel.com>
* Xing Dong sheng <dongsheng.xing@intel.com>
*
*/
mov (1) g115.8<1>UD 0x01FUD {align1};
send (16) 0 g78.0<1>UW g115<8,8,1>UW read(surface,2,0,2) mlen 1 rlen 1 {align1};
add (1) g115.4<1>UD g115.4<1,1,1>UD 2UD {align1};
send (16) 0 g80.0<1>UW g115<8,8,1>UW read(surface,2,0,2) mlen 1 rlen 1 {align1};
add (1) g115.4<1>UD g115.4<1,1,1>UD 2UD {align1};
send (16) 0 g82.0<1>UW g115<8,8,1>UW read(surface,2,0,2) mlen 1 rlen 1 {align1};
add (1) g115.4<1>UD g115.4<1,1,1>UD 2UD {align1};
send (16) 0 g84.0<1>UW g115<8,8,1>UW read(surface,2,0,2) mlen 1 rlen 1 {align1};
add (1) g115.4<1>UD g115.4<1,1,1>UD 2UD {align1};
mov (1) g115.8<1>UD 0x07001FUD {align1};
send (16) 0 g86.0<1>UW g115<8,8,1>UW read(surface,2,0,2) mlen 1 rlen 8 {align1};
add (1) g115.4<1>UD g115.4<1,1,1>UD 8UD {align1};
mov (1) g115.8<1>UD 0x1FUD {align1};
send (16) 0 g94.0<1>UW g115<8,8,1>UW read(surface,2,0,2) mlen 1 rlen 1 {align1};
add (16) g96.0<1>UW g78.0<16,16,1>UB g80.0<16,16,1>UB {align1};
add (16) g97.0<1>UW g80.0<16,16,1>UB g82.0<16,16,1>UB {align1};
add (16) g98.0<1>UW g82.0<16,16,1>UB g84.0<16,16,1>UB {align1};
add (16) g99.0<1>UW g84.0<16,16,1>UB g86.0<16,16,1>UB {align1};
add (16) g100.0<1>UW g86.0<16,16,1>UB g88.0<16,16,1>UB {align1};
add (16) g101.0<1>UW g88.0<16,16,1>UB g90.0<16,16,1>UB {align1};
add (16) g102.0<1>UW g90.0<16,16,1>UB g92.0<16,16,1>UB {align1};
add (16) g103.0<1>UW g92.0<16,16,1>UB g94.0<16,16,1>UB {align1};
add (16) g96.0<1>UW g96.0<16,16,1>UW g78.1<16,16,1>UB {align1};
add (16) g97.0<1>UW g97.0<16,16,1>UW g80.1<16,16,1>UB {align1};
add (16) g98.0<1>UW g98.0<16,16,1>UW g82.1<16,16,1>UB {align1};
add (16) g99.0<1>UW g99.0<16,16,1>UW g84.1<16,16,1>UB {align1};
add (16) g100.0<1>UW g100.0<16,16,1>UW g86.1<16,16,1>UB {align1};
add (16) g101.0<1>UW g101.0<16,16,1>UW g88.1<16,16,1>UB {align1};
add (16) g102.0<1>UW g102.0<16,16,1>UW g90.1<16,16,1>UB {align1};
add (16) g103.0<1>UW g103.0<16,16,1>UW g92.1<16,16,1>UB {align1};
add (16) g96.0<1>UW g96.0<16,16,1>UW g80.1<16,16,1>UB {align1};
add (16) g97.0<1>UW g97.0<16,16,1>UW g82.1<16,16,1>UB {align1};
add (16) g98.0<1>UW g98.0<16,16,1>UW g84.1<16,16,1>UB {align1};
add (16) g99.0<1>UW g99.0<16,16,1>UW g86.1<16,16,1>UB {align1};
add (16) g100.0<1>UW g100.0<16,16,1>UW g88.1<16,16,1>UB {align1};
add (16) g101.0<1>UW g101.0<16,16,1>UW g90.1<16,16,1>UB {align1};
add (16) g102.0<1>UW g102.0<16,16,1>UW g92.1<16,16,1>UB {align1};
add (16) g103.0<1>UW g103.0<16,16,1>UW g94.1<16,16,1>UB {align1};
shr (16) g96.0<1>UW g96.0<16,16,1>UW 2UW {align1};
shr (16) g97.0<1>UW g97.0<16,16,1>UW 2UW {align1};
shr (16) g98.0<1>UW g98.0<16,16,1>UW 2UW {align1};
shr (16) g99.0<1>UW g99.0<16,16,1>UW 2UW {align1};
shr (16) g100.0<1>UW g100.0<16,16,1>UW 2UW {align1};
shr (16) g101.0<1>UW g101.0<16,16,1>UW 2UW {align1};
shr (16) g102.0<1>UW g102.0<16,16,1>UW 2UW {align1};
shr (16) g103.0<1>UW g103.0<16,16,1>UW 2UW {align1};
|
