1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
|
/*
* (C) Copyright Eric Anholt 2006
* (C) Copyright IBM Corporation 2006
* All Rights Reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* on the rights to use, copy, modify, merge, publish, distribute, sub
* license, and/or sell copies of the Software, and to permit persons to whom
* the Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
* IBM AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
/**
* \file freebsd_pci.c
*
* Access the kernel PCI support using /dev/pci's ioctl and mmap interface.
*
* \author Eric Anholt <eric@anholt.net>
*/
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <unistd.h>
#include <fcntl.h>
#include <errno.h>
#include <sys/types.h>
#include <sys/pciio.h>
#include <sys/mman.h>
#include <sys/memrange.h>
#include "pciaccess.h"
#include "pciaccess_private.h"
#define PCIC_DISPLAY 0x03
#define PCIS_DISPLAY_VGA 0x00
#define PCIS_DISPLAY_XGA 0x01
#define PCIS_DISPLAY_3D 0x02
#define PCIS_DISPLAY_OTHER 0x80
/**
* FreeBSD private pci_system structure that extends the base pci_system
* structure.
*
* It is initialized once and used as a global, just as pci_system is used.
*/
struct freebsd_pci_system {
/* This must be the first entry in the structure, as pci_system_cleanup()
* frees pci_sys.
*/
struct pci_system pci_sys;
int pcidev; /**< fd for /dev/pci */
} *freebsd_pci_sys;
/**
* Map a memory region for a device using /dev/mem.
*
* \param dev Device whose memory region is to be mapped.
* \param map Parameters of the mapping that is to be created.
*
* \return
* Zero on success or an \c errno value on failure.
*/
static int
pci_device_freebsd_map_range(struct pci_device *dev,
struct pci_device_mapping *map)
{
const int prot = ((map->flags & PCI_DEV_MAP_FLAG_WRITABLE) != 0)
? (PROT_READ | PROT_WRITE) : PROT_READ;
struct mem_range_desc mrd;
struct mem_range_op mro;
int fd, err = 0;
fd = open("/dev/mem", O_RDWR);
if (fd == -1)
return errno;
map->memory = mmap(NULL, map->size, prot, MAP_SHARED, fd, map->base);
if (map->memory == MAP_FAILED) {
err = errno;
}
mrd.mr_base = map->base;
mrd.mr_len = map->size;
strncpy(mrd.mr_owner, "pciaccess", sizeof(mrd.mr_owner));
if (map->flags & PCI_DEV_MAP_FLAG_CACHABLE)
mrd.mr_flags = MDF_WRITEBACK;
else if (map->flags & PCI_DEV_MAP_FLAG_WRITE_COMBINE)
mrd.mr_flags = MDF_WRITECOMBINE;
else
mrd.mr_flags = MDF_UNCACHEABLE;
mro.mo_desc = &mrd;
mro.mo_arg[0] = MEMRANGE_SET_UPDATE;
/* No need to set an MTRR if it's the default mode. */
if (mrd.mr_flags != MDF_UNCACHEABLE) {
if (ioctl(fd, MEMRANGE_SET, &mro)) {
fprintf(stderr, "failed to set mtrr: %s\n", strerror(errno));
}
}
close(fd);
return err;
}
static int
pci_device_freebsd_unmap_range( struct pci_device *dev,
struct pci_device_mapping *map )
{
struct mem_range_desc mrd;
struct mem_range_op mro;
int fd;
fd = open("/dev/mem", O_RDWR);
if (fd != -1) {
mrd.mr_base = map->base;
mrd.mr_len = map->size;
strncpy(mrd.mr_owner, "pciaccess", sizeof(mrd.mr_owner));
mrd.mr_flags = MDF_UNCACHEABLE;
mro.mo_desc = &mrd;
mro.mo_arg[0] = MEMRANGE_SET_REMOVE;
if (ioctl(fd, MEMRANGE_SET, &mro)) {
fprintf(stderr, "failed to unset mtrr: %s\n", strerror(errno));
}
close(fd);
}
return pci_device_generic_unmap_range(dev, map);
}
static int
pci_device_freebsd_read( struct pci_device * dev, void * data,
pciaddr_t offset, pciaddr_t size,
pciaddr_t * bytes_read )
{
struct pci_io io;
io.pi_sel.pc_bus = dev->bus;
io.pi_sel.pc_dev = dev->dev;
io.pi_sel.pc_func = dev->func;
*bytes_read = 0;
while ( size > 0 ) {
int toread = (size < 4) ? size : 4;
/* Only power of two allowed. */
if (toread == 3)
toread = 2;
io.pi_reg = offset;
io.pi_width = toread;
if ( ioctl( freebsd_pci_sys->pcidev, PCIOCREAD, &io ) < 0 )
return errno;
memcpy(data, &io.pi_data, toread );
offset += toread;
data = (char *)data + toread;
size -= toread;
*bytes_read += toread;
}
return 0;
}
static int
pci_device_freebsd_write( struct pci_device * dev, const void * data,
pciaddr_t offset, pciaddr_t size,
pciaddr_t * bytes_written )
{
struct pci_io io;
io.pi_sel.pc_bus = dev->bus;
io.pi_sel.pc_dev = dev->dev;
io.pi_sel.pc_func = dev->func;
*bytes_written = 0;
while ( size > 0 ) {
int towrite = (size < 4 ? size : 4);
io.pi_reg = offset;
io.pi_width = towrite;
memcpy( &io.pi_data, data, towrite );
if ( ioctl( freebsd_pci_sys->pcidev, PCIOCWRITE, &io ) < 0 )
return errno;
offset += towrite;
data = (char *)data + towrite;
size -= towrite;
*bytes_written += towrite;
}
return 0;
}
/**
* Read a VGA rom using the 0xc0000 mapping.
*
* This function should be extended to handle access through PCI resources,
* which should be more reliable when available.
*/
static int
pci_device_freebsd_read_rom( struct pci_device * dev, void * buffer )
{
void *bios;
int memfd;
if ( ( dev->device_class & 0x00ffff00 ) !=
( ( PCIC_DISPLAY << 16 ) | ( PCIS_DISPLAY_VGA << 8 ) ) )
{
return ENOSYS;
}
memfd = open( "/dev/mem", O_RDONLY );
if ( memfd == -1 )
return errno;
bios = mmap( NULL, dev->rom_size, PROT_READ, 0, memfd, 0xc0000 );
if ( bios == MAP_FAILED ) {
close( memfd );
return errno;
}
memcpy( buffer, bios, dev->rom_size );
munmap( bios, dev->rom_size );
close( memfd );
return 0;
}
/** Returns the number of regions (base address registers) the device has */
static int
pci_device_freebsd_get_num_regions( struct pci_device * dev )
{
struct pci_device_private *priv = (struct pci_device_private *) dev;
switch (priv->header_type & 0x7f) {
case 0:
return 6;
case 1:
return 2;
case 2:
return 1;
default:
printf("unknown header type %02x\n", priv->header_type);
return 0;
}
}
/** Masks out the flag bigs of the base address register value */
static uint32_t
get_map_base( uint32_t val )
{
if (val & 0x01)
return val & ~0x03;
else
return val & ~0x0f;
}
/** Returns the size of a region based on the all-ones test value */
static int
get_test_val_size( uint32_t testval )
{
int size = 1;
if (testval == 0)
return 0;
/* Mask out the flag bits */
testval = get_map_base( testval );
while ((testval & 1) == 0) {
size <<= 1;
testval >>= 1;
}
return size;
}
/**
* Sets the address and size information for the region from config space
* registers.
*
* This would be much better provided by a kernel interface.
*
* \return 0 on success, or an errno value.
*/
static int
pci_device_freebsd_get_region_info( struct pci_device * dev, int region,
int bar )
{
uint32_t addr, testval;
int err;
/* Get the base address */
err = pci_device_cfg_read_u32( dev, &addr, bar );
if (err != 0)
return err;
/* Test write all ones to the register, then restore it. */
err = pci_device_cfg_write_u32( dev, 0xffffffff, bar );
if (err != 0)
return err;
pci_device_cfg_read_u32( dev, &testval, bar );
err = pci_device_cfg_write_u32( dev, addr, bar );
if (addr & 0x01)
dev->regions[region].is_IO = 1;
if (addr & 0x04)
dev->regions[region].is_64 = 1;
if (addr & 0x08)
dev->regions[region].is_prefetchable = 1;
/* Set the size */
dev->regions[region].size = get_test_val_size( testval );
/* Set the base address value */
if (dev->regions[region].is_64) {
uint32_t top;
err = pci_device_cfg_read_u32( dev, &top, bar + 4 );
if (err != 0)
return err;
dev->regions[region].base_addr = ((uint64_t)top << 32) |
get_map_base(addr);
} else {
dev->regions[region].base_addr = get_map_base(addr);
}
return 0;
}
static int
pci_device_freebsd_probe( struct pci_device * dev )
{
struct pci_device_private *priv = (struct pci_device_private *) dev;
uint8_t irq;
int err, i, bar;
/* Many of the fields were filled in during initial device enumeration.
* At this point, we need to fill in regions, rom_size, and irq.
*/
err = pci_device_cfg_read_u8( dev, &irq, 60 );
if (err)
return errno;
dev->irq = irq;
err = pci_device_cfg_read_u8( dev, &priv->header_type, 0x0e );
if (err)
return errno;
bar = 0x10;
for (i = 0; i < pci_device_freebsd_get_num_regions( dev ); i++) {
pci_device_freebsd_get_region_info( dev, i, bar );
if (dev->regions[i].is_64)
bar += 0x08;
else
bar += 0x04;
}
/* If it's a VGA device, set up the rom size for read_rom using the
* 0xc0000 mapping.
*/
if ((dev->device_class & 0x00ffff00) ==
((PCIC_DISPLAY << 16) | (PCIS_DISPLAY_VGA << 8)))
{
dev->rom_size = 64 * 1024;
}
return 0;
}
static void
pci_system_freebsd_destroy(void)
{
close(freebsd_pci_sys->pcidev);
free(freebsd_pci_sys->pci_sys.devices);
freebsd_pci_sys = NULL;
}
static const struct pci_system_methods freebsd_pci_methods = {
.destroy = pci_system_freebsd_destroy,
.destroy_device = NULL, /* nothing to do for this */
.read_rom = pci_device_freebsd_read_rom,
.probe = pci_device_freebsd_probe,
.map_range = pci_device_freebsd_map_range,
.unmap_range = pci_device_freebsd_unmap_range,
.read = pci_device_freebsd_read,
.write = pci_device_freebsd_write,
.fill_capabilities = pci_fill_capabilities_generic,
};
/**
* Attempt to access the FreeBSD PCI interface.
*/
int
pci_system_freebsd_create( void )
{
struct pci_conf_io pciconfio;
struct pci_conf pciconf[255];
int pcidev;
int i;
/* Try to open the PCI device */
pcidev = open( "/dev/pci", O_RDWR );
if ( pcidev == -1 )
return ENXIO;
freebsd_pci_sys = calloc( 1, sizeof( struct freebsd_pci_system ) );
if ( freebsd_pci_sys == NULL ) {
close( pcidev );
return ENOMEM;
}
pci_sys = &freebsd_pci_sys->pci_sys;
pci_sys->methods = & freebsd_pci_methods;
freebsd_pci_sys->pcidev = pcidev;
/* Probe the list of devices known by the system */
bzero( &pciconfio, sizeof( struct pci_conf_io ) );
pciconfio.match_buf_len = sizeof(pciconf);
pciconfio.matches = pciconf;
if ( ioctl( pcidev, PCIOCGETCONF, &pciconfio ) == -1) {
free( pci_sys );
close( pcidev );
return errno;
}
if (pciconfio.status == PCI_GETCONF_ERROR ) {
free( pci_sys );
close( pcidev );
return EINVAL;
}
/* Translate the list of devices into pciaccess's format. */
pci_sys->num_devices = pciconfio.num_matches;
pci_sys->devices = calloc( pciconfio.num_matches,
sizeof( struct pci_device_private ) );
for ( i = 0; i < pciconfio.num_matches; i++ ) {
struct pci_conf *p = &pciconf[ i ];
pci_sys->devices[ i ].base.domain = 0; /* XXX */
pci_sys->devices[ i ].base.bus = p->pc_sel.pc_bus;
pci_sys->devices[ i ].base.dev = p->pc_sel.pc_dev;
pci_sys->devices[ i ].base.func = p->pc_sel.pc_func;
pci_sys->devices[ i ].base.vendor_id = p->pc_vendor;
pci_sys->devices[ i ].base.device_id = p->pc_device;
pci_sys->devices[ i ].base.subvendor_id = p->pc_subvendor;
pci_sys->devices[ i ].base.subdevice_id = p->pc_subdevice;
pci_sys->devices[ i ].base.device_class = (uint32_t)p->pc_class << 16 |
(uint32_t)p->pc_subclass << 8 | (uint32_t)p->pc_progif;
}
return 0;
}
|