summaryrefslogtreecommitdiff
path: root/sys/arch/alpha/pci/bt485reg.h
diff options
context:
space:
mode:
authorTheo de Raadt <deraadt@cvs.openbsd.org>1995-10-18 08:53:40 +0000
committerTheo de Raadt <deraadt@cvs.openbsd.org>1995-10-18 08:53:40 +0000
commitd6583bb2a13f329cf0332ef2570eb8bb8fc0e39c (patch)
treeece253b876159b39c620e62b6c9b1174642e070e /sys/arch/alpha/pci/bt485reg.h
initial import of NetBSD tree
Diffstat (limited to 'sys/arch/alpha/pci/bt485reg.h')
-rw-r--r--sys/arch/alpha/pci/bt485reg.h57
1 files changed, 57 insertions, 0 deletions
diff --git a/sys/arch/alpha/pci/bt485reg.h b/sys/arch/alpha/pci/bt485reg.h
new file mode 100644
index 00000000000..60623050e8a
--- /dev/null
+++ b/sys/arch/alpha/pci/bt485reg.h
@@ -0,0 +1,57 @@
+/* $NetBSD: bt485reg.h,v 1.2 1995/08/03 01:17:07 cgd Exp $ */
+
+/*
+ * Copyright (c) 1995 Carnegie-Mellon University.
+ * All rights reserved.
+ *
+ * Author: Chris G. Demetriou
+ *
+ * Permission to use, copy, modify and distribute this software and
+ * its documentation is hereby granted, provided that both the copyright
+ * notice and this permission notice appear in all copies of the
+ * software, derivative works or modified versions, and any portions
+ * thereof, and that both notices appear in supporting documentation.
+ *
+ * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
+ * CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
+ * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
+ *
+ * Carnegie Mellon requests users of this software to return to
+ *
+ * Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
+ * School of Computer Science
+ * Carnegie Mellon University
+ * Pittsburgh PA 15213-3890
+ *
+ * any improvements or extensions that they make and grant Carnegie the
+ * rights to redistribute these changes.
+ */
+
+/*
+ * Register definitions for the Brooktree Bt485A 170MHz Monolithic
+ * CMOS True-Color RAMDAC.
+ */
+
+
+/*
+ * Directly-addressed registers.
+ */
+#define BT485_REG_PCRAM_WRADDR 0x00
+#define BT485_REG_PALETTE 0x01
+#define BT485_REG_PIXMASK 0x02
+#define BT485_REG_PCRAM_RDADDR 0x03
+#define BT485_REG_COC_WRADDR 0x04
+#define BT485_REG_COCDATA 0x05
+#define BT485_REG_COMMAND_0 0x06
+#define BT485_REG_COC_RDADDR 0x07
+#define BT485_REG_COMMAND_1 0x08
+#define BT485_REG_COMMAND_2 0x09
+#define BT485_REG_STATUS 0x0a
+#define BT485_REG_EXTENDED BT485_REG_STATUS
+#define BT485_REG_CURSOR_RAM 0x0b
+#define BT485_REG_CURSOR_X_LOW 0x0c
+#define BT485_REG_CURSOR_X_HIGH 0x0d
+#define BT485_REG_CURSOR_Y_LOW 0x0e
+#define BT485_REG_CURSOR_Y_HIGH 0x0f
+
+#define BT485_REG_MAX 0x0f