summaryrefslogtreecommitdiff
path: root/sys/arch/arm
diff options
context:
space:
mode:
authorMichael Shalayeff <mickey@cvs.openbsd.org>2005-05-21 03:27:06 +0000
committerMichael Shalayeff <mickey@cvs.openbsd.org>2005-05-21 03:27:06 +0000
commit8ad0546695ba54da94ce849b6f89d154205f7397 (patch)
tree4e77b5550831dc701966b050977814ea12f089ad /sys/arch/arm
parent8549ae3c034fc2471b950b37f21b00390d7659ef (diff)
put whole cache info on one line; w/ mods from drahn@; ok drahn@
Diffstat (limited to 'sys/arch/arm')
-rw-r--r--sys/arch/arm/arm/cpu.c24
1 files changed, 11 insertions, 13 deletions
diff --git a/sys/arch/arm/arm/cpu.c b/sys/arch/arm/arm/cpu.c
index 1f8ada85797..dec12ccce01 100644
--- a/sys/arch/arm/arm/cpu.c
+++ b/sys/arch/arm/arm/cpu.c
@@ -1,4 +1,4 @@
-/* $OpenBSD: cpu.c,v 1.3 2004/12/30 23:33:28 drahn Exp $ */
+/* $OpenBSD: cpu.c,v 1.4 2005/05/21 03:27:05 mickey Exp $ */
/* $NetBSD: cpu.c,v 1.56 2004/04/14 04:01:49 bsh Exp $ */
@@ -384,14 +384,14 @@ const struct cpu_classtab cpu_classes[] = {
*/
static const char * const wtnames[] = {
- "write-through",
- "write-back",
- "write-back",
+ "wr-thru",
+ "wr-back",
+ "wr-back",
"**unknown 3**",
"**unknown 4**",
- "write-back-locking", /* XXX XScale-specific? */
- "write-back-locking-A",
- "write-back-locking-B",
+ "wr-back-lock", /* XXX XScale-specific? */
+ "wr-back-lock-A",
+ "wr-back-lock-B",
"**unknown 8**",
"**unknown 9**",
"**unknown 10**",
@@ -486,13 +486,11 @@ identify_arm_cpu(struct device *dv, struct cpu_info *ci)
arm_pdcache_line_size, arm_pdcache_ways,
wtnames[arm_pcache_type]);
} else {
- printf("%s: %dKB/%dB %d-way Instruction cache\n",
+ printf("%s: %dKB(%db/l,%dway) I-cache, %dKB(%db/l,%dway) %s D-cache\n",
dv->dv_xname, arm_picache_size / 1024,
- arm_picache_line_size, arm_picache_ways);
- printf("%s: %dKB/%dB %d-way %s Data cache\n",
- dv->dv_xname, arm_pdcache_size / 1024,
- arm_pdcache_line_size, arm_pdcache_ways,
- wtnames[arm_pcache_type]);
+ arm_picache_line_size, arm_picache_ways,
+ arm_pdcache_size / 1024, arm_pdcache_line_size,
+ arm_pdcache_ways, wtnames[arm_pcache_type]);
}
skip_pcache: