diff options
author | Visa Hankala <visa@cvs.openbsd.org> | 2021-05-01 16:11:18 +0000 |
---|---|---|
committer | Visa Hankala <visa@cvs.openbsd.org> | 2021-05-01 16:11:18 +0000 |
commit | 58b3d2ba77817cf3ac54cf921bf87b95844589c4 (patch) | |
tree | 8d0e4f6d500b406f61850688259f6ae7ae3c77c9 /sys/arch/sgi/hpc/if_sqvar.h | |
parent | 2c481e94e93c02c0c859d4f32d311d2e71b82054 (diff) |
Retire OpenBSD/sgi.
OK deraadt@
Diffstat (limited to 'sys/arch/sgi/hpc/if_sqvar.h')
-rw-r--r-- | sys/arch/sgi/hpc/if_sqvar.h | 189 |
1 files changed, 0 insertions, 189 deletions
diff --git a/sys/arch/sgi/hpc/if_sqvar.h b/sys/arch/sgi/hpc/if_sqvar.h deleted file mode 100644 index ab83035e577..00000000000 --- a/sys/arch/sgi/hpc/if_sqvar.h +++ /dev/null @@ -1,189 +0,0 @@ -/* $OpenBSD: if_sqvar.h,v 1.6 2015/09/18 20:50:02 miod Exp $ */ -/* $NetBSD: sqvar.h,v 1.12 2011/01/25 13:12:39 tsutsui Exp $ */ - -/* - * Copyright (c) 2001 Rafal K. Boni - * All rights reserved. - * - * Redistribution and use in source and binary forms, with or without - * modification, are permitted provided that the following conditions - * are met: - * 1. Redistributions of source code must retain the above copyright - * notice, this list of conditions and the following disclaimer. - * 2. Redistributions in binary form must reproduce the above copyright - * notice, this list of conditions and the following disclaimer in the - * documentation and/or other materials provided with the distribution. - * 3. The name of the author may not be used to endorse or promote products - * derived from this software without specific prior written permission. - * - * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR - * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES - * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. - * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, - * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT - * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, - * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY - * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT - * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF - * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. - */ - -/* Note, these must be powers of two for the magic NEXT/PREV macros to work */ -#define SQ_NRXDESC 64 -#define SQ_NTXDESC 64 - -#define SQ_NRXDESC_MASK (SQ_NRXDESC - 1) -#define SQ_NEXTRX(x) ((x + 1) & SQ_NRXDESC_MASK) -#define SQ_PREVRX(x) ((x - 1) & SQ_NRXDESC_MASK) - -#define SQ_NTXDESC_MASK (SQ_NTXDESC - 1) -#define SQ_NEXTTX(x) ((x + 1) & SQ_NTXDESC_MASK) -#define SQ_PREVTX(x) ((x - 1) & SQ_NTXDESC_MASK) - -/* - * We pack all DMA control structures into one container so we can alloc just - * one chunk of DMA-safe memory and pack them into it. Otherwise, we'd have to - * allocate a page for each descriptor, since the bus_dmamem_alloc() interface - * does not allow us to allocate smaller chunks. - */ -struct sq_control { - /* Receive descriptors */ - struct hpc_dma_desc rx_desc[SQ_NRXDESC]; - - /* Transmit descriptors */ - struct hpc_dma_desc tx_desc[SQ_NTXDESC]; -}; - -#define SQ_CDOFF(x) offsetof(struct sq_control, x) -#define SQ_CDTXOFF(x) SQ_CDOFF(tx_desc[(x)]) -#define SQ_CDRXOFF(x) SQ_CDOFF(rx_desc[(x)]) - -#define SQ_TYPE_8003 0 -#define SQ_TYPE_80C03 1 - -/* Trace Actions */ -#define SQ_RESET 1 -#define SQ_ADD_TO_DMA 2 -#define SQ_START_DMA 3 -#define SQ_DONE_DMA 4 -#define SQ_RESTART_DMA 5 -#define SQ_TXINTR_ENTER 6 -#define SQ_TXINTR_EXIT 7 -#define SQ_TXINTR_BUSY 8 -#define SQ_IOCTL 9 -#define SQ_ENQUEUE 10 - -struct sq_action_trace { - int action; - int line; - int bufno; - int status; - int freebuf; -}; - -#ifdef SQ_DEBUG -#define SQ_TRACEBUF_SIZE 100 - -#define SQ_TRACE(act, sc, buf, stat) do { \ - (sc)->sq_trace[(sc)->sq_trace_idx].action = (act); \ - (sc)->sq_trace[(sc)->sq_trace_idx].line = __LINE__; \ - (sc)->sq_trace[(sc)->sq_trace_idx].bufno = (buf); \ - (sc)->sq_trace[(sc)->sq_trace_idx].status = (stat); \ - (sc)->sq_trace[(sc)->sq_trace_idx].freebuf = (sc)->sc_nfreetx; \ - if (++(sc)->sq_trace_idx == SQ_TRACEBUF_SIZE) \ - (sc)->sq_trace_idx = 0; \ -} while (/* CONSTCOND */0) -#else -#define SQ_TRACE(act, sc, buf, stat) do { } while (/* CONSTCOND */0) -#endif - -struct sq_softc { - struct device sc_dev; - - /* HPC registers */ - bus_space_tag_t sc_hpct; - bus_space_handle_t sc_hpcbh; /* HPC base, for IOC access */ - bus_space_handle_t sc_hpch; - - /* HPC external Ethernet registers: aka Seeq 8003 registers */ - bus_space_tag_t sc_regt; - bus_space_handle_t sc_regh; - - bus_dma_tag_t sc_dmat; - - struct arpcom sc_ac; - uint8_t sc_enaddr[ETHER_ADDR_LEN]; - struct ifmedia sc_ifmedia; - - int sc_type; - int sc_flags; -#define SQF_LINKUP 0x00000001 -#define SQF_NOLINKDOWN 0x00000002 - - struct sq_control* sc_control; -#define sc_rxdesc sc_control->rx_desc -#define sc_txdesc sc_control->tx_desc - - /* DMA structures for control data (DMA RX/TX descriptors) */ - int sc_ncdseg; - bus_dma_segment_t sc_cdseg; - bus_dmamap_t sc_cdmap; -#define sc_cddma sc_cdmap->dm_segs[0].ds_addr - - int sc_nextrx; - - /* DMA structures for RX packet data */ - bus_dma_segment_t sc_rxseg[SQ_NRXDESC]; - bus_dmamap_t sc_rxmap[SQ_NRXDESC]; - struct mbuf* sc_rxmbuf[SQ_NRXDESC]; - - int sc_nexttx; - int sc_prevtx; - int sc_nfreetx; - - /* DMA structures for TX packet data */ - bus_dma_segment_t sc_txseg[SQ_NTXDESC]; - bus_dmamap_t sc_txmap[SQ_NTXDESC]; - struct mbuf* sc_txmbuf[SQ_NTXDESC]; - - uint8_t sc_txcmd; /* current value of TXCMD */ - uint8_t sc_rxcmd; /* prototype rxcmd */ - - struct hpc_values *hpc_regs; /* HPC register definitions */ - -#ifdef SQ_DEBUG - int sq_trace_idx; - struct sq_action_trace sq_trace[SQ_TRACEBUF_SIZE]; -#endif -}; - -#define SQ_CDTXADDR(sc, x) ((sc)->sc_cddma + SQ_CDTXOFF((x))) -#define SQ_CDRXADDR(sc, x) ((sc)->sc_cddma + SQ_CDRXOFF((x))) - -static inline void -SQ_INIT_RXDESC(struct sq_softc *sc, unsigned int x) -{ - struct hpc_dma_desc *__rxd, *__active, __store; - struct mbuf *__m = (sc)->sc_rxmbuf[(x)]; - - __rxd = &(sc)->sc_rxdesc[(x)]; - __active = hpc_sync_dma_desc(__rxd, &__store); - __m->m_data = __m->m_ext.ext_buf; - if (sc->hpc_regs->revision == 3) { - __active->hpc3_hdd_bufptr = - (sc)->sc_rxmap[(x)]->dm_segs[0].ds_addr; - __active->hpc3_hdd_ctl = __m->m_ext.ext_size | - HPC3_HDD_CTL_OWN | HPC3_HDD_CTL_INTR | - HPC3_HDD_CTL_EOPACKET | - ((x) == (SQ_NRXDESC - 1) ? HPC3_HDD_CTL_EOCHAIN : 0); - } else { - __active->hpc1_hdd_bufptr = - (sc)->sc_rxmap[(x)]->dm_segs[0].ds_addr | - ((x) == (SQ_NRXDESC - 1) ? HPC1_HDD_CTL_EOCHAIN : 0); - __active->hpc1_hdd_ctl = __m->m_ext.ext_size | - HPC1_HDD_CTL_OWN | HPC1_HDD_CTL_INTR | - HPC1_HDD_CTL_EOPACKET; - } - __active->hdd_descptr = SQ_CDRXADDR((sc), SQ_NEXTRX((x))); - hpc_update_dma_desc(__rxd, __active); -} |