summaryrefslogtreecommitdiff
path: root/sys/dev/pci/pciide_acer_reg.h
diff options
context:
space:
mode:
authorConstantine Sapuntzakis <csapuntz@cvs.openbsd.org>1999-07-18 21:25:22 +0000
committerConstantine Sapuntzakis <csapuntz@cvs.openbsd.org>1999-07-18 21:25:22 +0000
commit04dc83c968dde4a684bab6459442579548ec13e4 (patch)
treef9fb173c60cd865c8f8dc5188f07e3a1b52cc28b /sys/dev/pci/pciide_acer_reg.h
parent1fba5b47e85fd40ec2fd8bee32d4ca4bbe0e3629 (diff)
Import of NetBSD ATA/IDE stuff.
Introduction of home-grown To enable this stuff in your configuration, look at the NEWATA conf file and go through dev/isa/files.isa dev/pci/files.pci conf/files arch/i386/conf/files.i386 and follow the instructions on commenting/uncommenting stuff
Diffstat (limited to 'sys/dev/pci/pciide_acer_reg.h')
-rw-r--r--sys/dev/pci/pciide_acer_reg.h83
1 files changed, 83 insertions, 0 deletions
diff --git a/sys/dev/pci/pciide_acer_reg.h b/sys/dev/pci/pciide_acer_reg.h
new file mode 100644
index 00000000000..97733161123
--- /dev/null
+++ b/sys/dev/pci/pciide_acer_reg.h
@@ -0,0 +1,83 @@
+/* $OpenBSD: pciide_acer_reg.h,v 1.1 1999/07/18 21:25:19 csapuntz Exp $ */
+/* $NetBSD: pciide_acer_reg.h,v 1.1 1999/02/02 16:13:59 bouyer Exp $ */
+
+/*
+ * Copyright (c) 1999 Manuel Bouyer.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ * 3. All advertising materials mentioning features or use of this software
+ * must display the following acknowledgement:
+ * This product includes software developed by the University of
+ * California, Berkeley and its contributors.
+ * 4. Neither the name of the University nor the names of its contributors
+ * may be used to endorse or promote products derived from this software
+ * without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ *
+ */
+
+/* class code attribute register 1 (1 byte) */
+#define ACER_CCAR1 0x43
+#define ACER_CHANSTATUS_RO 0x40
+#define PCIIDE_CHAN_RO(chan) (0x20 >> (chan))
+
+/* class code attribute register 2 (1 byte) */
+#define ACER_CCAR2 0x4d
+#define ACER_CHANSTATUSREGS_RO 0x80
+
+/* class code attribute register 3 (1 byte) */
+#define ACER_CCAR3 0x50
+#define ACER_CCAR3_PI 0x02
+
+/* flexible channel setting register */
+#define ACER_FCS 0x52
+#define ACER_FCS_TIMREG(chan,drv) ((0x8) >> ((drv) + (chan) * 2))
+
+/* CD-ROM control register */
+#define ACER_CDRC 0x53
+#define ACER_CDRC_FIFO_DISABLE 0x02
+#define ACER_CDRC_DMA_EN 0x01
+
+/* Fifo threshold and Ultra-DMA settings (4 bytes). */
+#define ACER_FTH_UDMA 0x54
+#define ACER_FTH_VAL(chan, drv, val) \
+ (((val) & 0x3) << ((drv) * 4 + (chan) * 8))
+#define ACER_FTH_OPL(chan, drv, val) \
+ (((val) & 0x3) << (2 + (drv) * 4 + (chan) * 8))
+#define ACER_UDMA_EN(chan, drv) \
+ (0x8 << (16 + (drv) * 4 + (chan) * 8))
+#define ACER_UDMA_TIM(chan, drv, val) \
+ (((val) & 0x7) << (16 + (drv) * 4 + (chan) * 8))
+
+/* drives timings setup (1 byte) */
+#define ACER_IDETIM(chan, drv) (0x5a + (drv) + (chan) * 4)
+
+/*
+ * IDE bus frequency (1 byte)
+ * This should be setup by the BIOS - can we rely on this ?
+ */
+#define ACER_IDE_CLK 0x78
+
+static int8_t acer_udma[] = {0x4, 0x3, 0x2};
+static int8_t acer_pio[] = {0x0c, 0x58, 0x44, 0x33, 0x31};
+#ifdef unused
+static int8_t acer_dma[] = {0x08, 0x33, 0x31};
+#endif