summaryrefslogtreecommitdiff
path: root/sys/dev/pci
diff options
context:
space:
mode:
authorMichael Shalayeff <mickey@cvs.openbsd.org>2001-03-09 11:14:23 +0000
committerMichael Shalayeff <mickey@cvs.openbsd.org>2001-03-09 11:14:23 +0000
commit307b0c46277800b5943cba455552c537e3092ea8 (patch)
tree7319fb155d04cb66e38fac177a619655caad525b /sys/dev/pci
parent88d2e61dc9b971fb841ed2167144e06dc48ce53d (diff)
seems to work; rush because of cvs's battery at 73% now
Diffstat (limited to 'sys/dev/pci')
-rw-r--r--sys/dev/pci/ami_pci.c243
1 files changed, 243 insertions, 0 deletions
diff --git a/sys/dev/pci/ami_pci.c b/sys/dev/pci/ami_pci.c
new file mode 100644
index 00000000000..e11ac42d7ac
--- /dev/null
+++ b/sys/dev/pci/ami_pci.c
@@ -0,0 +1,243 @@
+/* $OpenBSD: ami_pci.c,v 1.1 2001/03/09 11:14:22 mickey Exp $ */
+
+/*
+ * Copyright (c) 2000 Michael Shalayeff
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ * 3. All advertising materials mentioning features or use of this software
+ * must display the following acknowledgement:
+ * This product includes software developed by Michael Shalayeff.
+ * 4. The name of the author may not be used to endorse or promote products
+ * derived from this software without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE AUTHOR OR HIS RELATIVES BE LIABLE FOR ANY DIRECT,
+ * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+ * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+ * SERVICES; LOSS OF MIND, USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
+ * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
+ * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
+ * THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include <sys/param.h>
+#include <sys/systm.h>
+#include <sys/kernel.h>
+#include <sys/malloc.h>
+#include <sys/device.h>
+
+#include <dev/pci/pcidevs.h>
+#include <dev/pci/pcivar.h>
+
+#include <machine/bus.h>
+
+#include <scsi/scsi_all.h>
+#include <scsi/scsi_disk.h>
+#include <scsi/scsiconf.h>
+
+#include <dev/ic/amireg.h>
+#include <dev/ic/amivar.h>
+
+#define AMI_BAR 0x10
+#define AMI_SUBSYSID 0x2c
+#define PCI_EBCR 0x40
+#define AMI_WAKEUP 0x64
+
+/* "Quartz" i960 Config space */
+#define AMI_PCI_INIT 0x9c
+#define AMI_INITSTAT(i) (((i) >> 8) & 0xff)
+#define AMI_INITTARG(i) (((i) >> 16) & 0xff)
+#define AMI_INITCHAN(i) (((i) >> 24) & 0xff)
+#define AMI_PCI_SIG 0xa0
+#define AMI_SIGNATURE 0x11223344
+#define AMI_PCI_SGL 0xa4
+#define AMI_SGL_LHC 0x00000299
+#define AMI_SGL_HLC 0x00000199
+
+int ami_pci_match __P((struct device *, void *, void *));
+void ami_pci_attach __P((struct device *, struct device *, void *));
+
+struct cfattach ami_pci_ca = {
+ sizeof(struct ami_softc), ami_pci_match, ami_pci_attach
+};
+
+static const
+struct ami_pci_device {
+ int vendor;
+ int product;
+ int flags;
+#define AMI_CHECK_SIGN 0x001
+} ami_pci_devices[] = {
+ { PCI_VENDOR_AMI, PCI_PRODUCT_AMI_MEGARAID, 0 },
+ { PCI_VENDOR_AMI, PCI_PRODUCT_AMI_MEGARAID428, 0 },
+ { PCI_VENDOR_AMI, PCI_PRODUCT_AMI_MEGARAID434, 0 },
+ { PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_80960RP_ATU, AMI_CHECK_SIGN },
+ { 0 }
+};
+
+static const
+struct ami_pci_subsys {
+ pcireg_t id;
+ char name[12];
+} ami_pci_subsys[] = {
+ /* only those of a special name are listed here */
+ { 0x09A0101E, "Dell 466v1" },
+ { 0x11111111, "Dell 466v2" },
+ { 0x11121111, "Dell 438" },
+ { 0x11111028, "Dell 466v3" },
+ { 0x10c6103c, "HP 438" },
+ { 0x10c7103c, "HP T5/T6" },
+ { 0x10cc103c, "HP T7" },
+ { 0x10cd103c, "HP 466" },
+ { 0 }
+};
+
+static const
+struct ami_pci_vendor {
+ u_int16_t id;
+ char name[8];
+} ami_pci_vendors[] = {
+ { 0x101e, "AMI" },
+ { 0x1028, "Dell" },
+ { 0x103c, "HP" },
+ { 0 }
+};
+
+int
+ami_pci_match(parent, match, aux)
+ struct device *parent;
+ void *match;
+ void *aux;
+{
+ struct pci_attach_args *pa = aux;
+ const struct ami_pci_device *pami;
+
+ for (pami = ami_pci_devices; pami->vendor; pami++) {
+ if (pami->vendor == PCI_VENDOR(pa->pa_id) &&
+ pami->product == PCI_PRODUCT(pa->pa_id) &&
+ (!pami->flags & AMI_CHECK_SIGN ||
+ pci_conf_read(pa->pa_pc, pa->pa_tag, AMI_PCI_SIG) ==
+ AMI_SIGNATURE))
+ return (1);
+ }
+ return (0);
+}
+
+void
+ami_pci_attach(parent, self, aux)
+ struct device *parent, *self;
+ void *aux;
+{
+ struct ami_softc *sc = (struct ami_softc *)self;
+ struct pci_attach_args *pa = aux;
+ pci_intr_handle_t ih;
+ const char *intrstr, *model = NULL, *lhc;
+ const struct ami_pci_subsys *ssp;
+ bus_size_t size;
+ pcireg_t csr;
+#if 0
+ /* reset */
+ pci_conf_write(pa->pa_pc, pa->pa_tag, PCI_EBCR,
+ pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_EBCR) | 0x20);
+ pci_conf_write(pa->pa_pc, pa->pa_tag, AMI_WAKEUP, 0);
+#endif
+ if (!pci_mapreg_map(pa, AMI_BAR, PCI_MAPREG_TYPE_IO, 0,
+ &sc->iot, &sc->ioh, NULL, &size)) {
+
+ sc->sc_init = ami_schwartz_init;
+ sc->sc_exec = ami_schwartz_exec;
+ sc->sc_done = ami_schwartz_done;
+
+ } else if (!pci_mapreg_map(pa, AMI_BAR, PCI_MAPREG_TYPE_MEM, 0,
+ &sc->iot, &sc->ioh, NULL, &size)) {
+
+ sc->sc_init = ami_quartz_init;
+ sc->sc_exec = ami_quartz_exec;
+ sc->sc_done = ami_quartz_done;
+
+ } else {
+ printf(": can't map controller pci space\n");
+ return;
+ }
+ sc->dmat = pa->pa_dmat;
+
+ /* enable bus mastering (should not it be mi?) */
+ csr = pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_COMMAND_STATUS_REG);
+ pci_conf_write(pa->pa_pc, pa->pa_tag, PCI_COMMAND_STATUS_REG,
+ csr | PCI_COMMAND_MASTER_ENABLE);
+
+ if (pci_intr_map(pa->pa_pc, pa->pa_intrtag, pa->pa_intrpin,
+ pa->pa_intrline, &ih)) {
+ printf(": can't map interrupt\n");
+ bus_space_unmap(sc->iot, sc->ioh, size);
+ return;
+ }
+ intrstr = pci_intr_string(pa->pa_pc, ih);
+ sc->sc_ih = pci_intr_establish(pa->pa_pc, ih, IPL_BIO, ami_intr, sc,
+ sc->sc_dev.dv_xname);
+ if (!sc->sc_ih) {
+ printf(": can't establish interrupt");
+ if (intrstr)
+ printf(" at %s", intrstr);
+ printf("\n");
+ bus_space_unmap(sc->iot, sc->ioh, size);
+ }
+
+ printf(" %s", intrstr);
+
+ csr = pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_SUBSYS_ID_REG);
+ for (ssp = ami_pci_subsys; ssp->id; ssp++)
+ if (ssp->id == csr) {
+ model = ssp->name;
+ break;
+ }
+
+ if (!model && PCI_VENDOR(pa->pa_id) == PCI_VENDOR_AMI)
+ switch (PCI_PRODUCT(pa->pa_id)) {
+ case PCI_PRODUCT_AMI_MEGARAID428:
+ model = "AMI 428";
+ break;
+ case PCI_PRODUCT_AMI_MEGARAID434:
+ model = "AMI 434";
+ break;
+ }
+
+ if (!model) {
+ const struct ami_pci_vendor *vp;
+ static char modelbuf[12];
+
+ for (vp = ami_pci_vendors;
+ vp->id && vp->id != (csr & 0xffff); vp++);
+ if (vp->id)
+ sprintf(modelbuf, "%s %x", vp->name,
+ (csr >> 16) & 0xffff);
+ else
+ sprintf(modelbuf, "unknown 0x%08x", csr);
+ model = modelbuf;
+ }
+
+ switch (pci_conf_read(pa->pa_pc, pa->pa_tag, AMI_PCI_SGL)) {
+ case AMI_SGL_LHC: lhc = "64b/lhc"; break;
+ case AMI_SGL_HLC: lhc = "64b/hlc"; break;
+ default: lhc = "32b";
+ }
+
+ printf(": %s/%s\n%s", model, lhc, sc->sc_dev.dv_xname);
+
+ if (ami_attach(sc)) {
+ pci_intr_disestablish(pa->pa_pc, sc->sc_ih);
+ sc->sc_ih = NULL;
+ bus_space_unmap(sc->iot, sc->ioh, size);
+ }
+}