summaryrefslogtreecommitdiff
path: root/sys/arch/arm/xscale/pxa2x0_intr.c
diff options
context:
space:
mode:
Diffstat (limited to 'sys/arch/arm/xscale/pxa2x0_intr.c')
-rw-r--r--sys/arch/arm/xscale/pxa2x0_intr.c13
1 files changed, 6 insertions, 7 deletions
diff --git a/sys/arch/arm/xscale/pxa2x0_intr.c b/sys/arch/arm/xscale/pxa2x0_intr.c
index d445ae01975..16c8ea63234 100644
--- a/sys/arch/arm/xscale/pxa2x0_intr.c
+++ b/sys/arch/arm/xscale/pxa2x0_intr.c
@@ -1,4 +1,4 @@
-/* $OpenBSD: pxa2x0_intr.c,v 1.11 2005/05/27 20:21:15 uwe Exp $ */
+/* $OpenBSD: pxa2x0_intr.c,v 1.12 2005/08/08 16:30:47 uwe Exp $ */
/* $NetBSD: pxa2x0_intr.c,v 1.5 2003/07/15 00:24:55 lukem Exp $ */
/*
@@ -180,6 +180,11 @@ pxa2x0_intr_bootstrap(vaddr_t addr)
pxaic_base = addr;
}
+/*
+ * Cotulla's integrated ICU doesn't have IRQ0..7, PXA27x has useful
+ * interrupts 0..3, so we map software interrupts to bit 4..7.
+ */
+#define SI_TO_IRQBIT(si) (1U<<(4+(si)))
/*
* Map a software interrupt queue to an interrupt priority level.
@@ -639,12 +644,6 @@ sa11x0_intr_establish(sa11x0_chipset_tag_t ic, int irq, int type, int level,
return pxa2x0_intr_establish(irq, level, ih_fun, ih_arg, name);
}
-/*
- * Cotulla's integrated ICU doesn't have IRQ0..7, so
- * we map software interrupts to bit 0..3
- */
-#define SI_TO_IRQBIT(si) (1U<<(si))
-
void
pxa2x0_setipl(int new)
{