summaryrefslogtreecommitdiff
path: root/sys/arch/amd64
AgeCommit message (Expand)Author
2009-04-23add missing newline in the unknown model caseJonathan Gray
2009-04-21Simplify PCI config space access code. There is no way we're ever going toMark Kettenis
2009-04-21add a sg_dma backend for amd64 bus_dma. This is a lot more clever aboutOwain Ainsworth
2009-04-20fixed style, no binary changeAriane van der Steldt
2009-04-20bigmem is not tweakable by config(8), it never was.Reyk Floeter
2009-04-20amas device for amd64, describes the physical memory layout on AMD64 CPU.Ariane van der Steldt
2009-04-20Add a BUS_DMA_ZERO flag for bus_dmamem_alloc() to return zeroed memory.Owain Ainsworth
2009-04-19Enable schsio(4) everywhere to get it tested.Michael Knudsen
2009-04-19For consistency, make sure that all archs that use the same patternOwain Ainsworth
2009-04-19Count number of cpus found (potentially not attached) and store thatTheo de Raadt
2009-04-19Switch the softinterrupt code on x86 over to mutexes instead ofOwain Ainsworth
2009-04-15The current iommu code only touches the hardware if the bios did notOwain Ainsworth
2009-04-15fix properly; size gets decremented while we check the segments, so save it soOwain Ainsworth
2009-04-15make load_raw do the same as the others and set mapsize and nsegs toOwain Ainsworth
2009-04-15bus_dmamap_load_raw didn't set map->dm_mapsize on successful load.Owain Ainsworth
2009-04-14Convert the waitok field of uvm_pglistalloc to "flags", more will be added soon.Owain Ainsworth
2009-04-14enable ix(4).Jonathan Gray
2009-04-13Ignore zero-sized regions from the BIOS memory map when reserving root PCIMark Kettenis
2009-04-11Create extents for resource accounting on the root PCI bus and populate themMark Kettenis
2009-04-11There is no support for building multi-socket machines in AMD Family 11hMark Kettenis
2009-04-09in bus_dmamap_load_raw, only map the requested number of bytes into theDavid Gwynne
2009-04-09unrevert marco's revert of my bus_dmamap_load_raw change now that i foundDavid Gwynne
2009-04-08Rever _raw change from dlg because it breaks iwn.Marco Peereboom
2009-04-04Remove an unused function inherited from NetBSD that deals with a brokenMark Kettenis
2009-04-04Remove unused #include.Mark Kettenis
2009-04-04make bus_dmamap_load_raw respect teh constraints of the dmamap we'reDavid Gwynne
2009-03-31bzero pci attach argsMark Kettenis
2009-03-31- remove obsolete commentArtur Grabowski
2009-03-30make the code look the same; ok kettenisTheo de Raadt
2009-03-30Remove the direct uncached map. All its users have been removed.Owain Ainsworth
2009-03-26Change amd64 bus_space_{map,unmap} to be the same as i386. WhileOwain Ainsworth
2009-03-26Remove cpu_wait(). It's original use was to be called from the reaper soOwain Ainsworth
2009-03-24link otus(4) to the build on i386 and amd64.Damien Bergamini
2009-03-23Add missing dependency generation for assym.h (...the lack of whichPhilip Guenthe
2009-03-23Processor affinity for processes.Artur Grabowski
2009-03-15Introduce splsoftassert(), similar to splassert() but for soft interruptMiod Vallat
2009-03-11Attach iommu on AMD family 10h processors (e.g. phenom) too.Owain Ainsworth
2009-03-10First step in cleaning up amd64 iommu.Owain Ainsworth
2009-03-10remove the _BUS_DMA_PRIVATE define from amd64 and i386.Owain Ainsworth
2009-03-10Enable VMware VMXnet Virtual Interface Controller (vic) driverJonathan Gray
2009-03-10enable urtw(4)Kevin Lo
2009-03-07When allocating memory in bus_dmamem_alloc() with uvm_pglistalloc(), do notMiod Vallat
2009-02-26Add a two new ioctls to the apm(4) interface.Owain Ainsworth
2009-02-25enable ale(4) on both i386 and amd64Kevin Lo
2009-02-24match new cpuid stuff from i386; by jsgTheo de Raadt
2009-02-24back out est.c 1.8 and bring acpicpu.c all the way back to 1.47 because ofTheo de Raadt
2009-02-19suspend/resume bits so that we can develop this in tree. This is disabled.Marco Peereboom
2009-02-16Cancel the automatic boot when you hold ctrl to skip boot.conf.Stuart Henderson
2009-02-16remove incorrect cast of pcb_cr3. okay kettenis@ weingart@Kurt Miller
2009-02-16Core i7 chips don't have MSR_TEMPERATURE_TARGET register, and blow upKenneth R Westerback