| Age | Commit message (Collapse) | Author |
|---|
|
|
|
option LONGRUN enables a new sysctl, allowing a userland program
to read the current CPU frequency and voltage and also set
the mininum and maximum frequencies to operate between, and switch
between performance mode and battery mode.
ok mickey@
|
|
let us make sure it fits.
|
|
move chrtoblk and blktochr into MI code.
tested on several archs and ok deraadt@
|
|
stack protection when building kernels. Intended to be used on installation
media, with tight space constraints - currently, only added where
SMALL_KERNEL was already defined.
Not thoroughly tested, but requested by deraadt.
|
|
ok deraadt@
|
|
correct. It breaks down if we're trying to jump through a function
pointer. The protection fault trap on i386 must be one of the most
braindead traps ever invented in the history of humankind. It doesn't
give you any information about what went wrong except the instruction
that faulted. Since the problem we're trying to deal with is a
segmentation problem, we don't get the desitination that we want to
jump to, we just get the instruction and we won't add a disassembler
to trap handling just to try to figure out what went wrong.
What we want to do is to handle this as a normal fault to let noexec
accounting in pmap_enter deal with the changes to the code
segment. Unfortunately that's impossible. We don't know the faulting
address, so we need to change how the exec accounting works. Basically
the code segment must already cover the address we want to execute
before we can fault it in.
New scheme:
o Start with conservative code segment.
o If we get a protection fault, go through all mappings in the process
and find the highest executable mapping, fix up the code segment and
record that address. If the code segment didn't change, the protection
fault wasn't fixable - just die.
o If the highest executable mapping is removed, just reset the code
segment to something conservative and let the next protection fault
deal with it. We can't read all the vm mappings of the process from
the pmap because of locking hell.
This should allow floating code segment whenever someone implements that.
Also, fix the pmap_protect function to behave more like the other
pmaps we have and be slightly more agressive to force more proper
protection changes.
ok:ed by various people.
|
|
deraadt@ ok.
|
|
crunch stuff still needs a bit of work.
|
|
interleave of exe/shared libs. Raise MAXDSIZ back to 1G.
This change REQUIRES a binary update on i386.
|
|
|
|
|
|
|
|
the fault address.
|
|
|
|
tss and not only in the frame since we might be returning that way too.
add a heuristic for detecting an exec protection fault:
iff we get a read protection fault (which we normally never
get due to our segments being always readable) we assume that
it was an exec protection indeed and go to page fault
routine which will decide the rest for us (including sending
a signal should that be needed).
problem found by drahn@ and testing by many ppl.
|
|
The AMD-K5 Model 0 gets the PGE bit in the CPU features word wrong
using the APIC bit instead, according to the AMD Processor Recognition
App. Note. Add a fixup routine to patch up cpu_feature in this case.
XXX Need a way to kick the pmap to enable pmap_pg_g -- look at how the
MP branch deals with this.
|
|
|
|
ok mickey@
|
|
ok miod@ deraadt@
|
|
|
|
|
|
memory by default will be executable, above, non executable. If memory
is requested to be exectable above 1G, this limit is relaxed.
|
|
|
|
DARPA funded work.
|
|
|
|
|
|
|
|
0x68 pci config reg. does not change the behaviour for the other chipsets; ho@ testing
|
|
disabled by default.
Enable with sysctl -w machdep.userldt=1
This will allow people to use the few ports that require this functionality
to work without requiring the user to recompile a kernel.
The option USER_LDT remains in order to not increase size on the
installation media. It is now enabled in GENERIC.
Per espie@'s idea, but my diff was much simpler than his; ok deraadt@
|
|
Ok deraadt@
|
|
Verified to not break i81[05] and tested on two i830s.
|
|
will be shipping soon (we have nice prototypes). Written by toby.
|
|
|
|
|
|
|
|
ok mickey@
|
|
|
|
|
|
added .Fl to flags for boot_*
ok deraadt@
|
|
many tweaks by millert@ (thanks)
thanks mpech@ for help with adduser(8)
ok millert@
|
|
ok mickey@
|
|
ok mickey@, jakob@, henric@, fgsch@
|
|
deraadt@ ok.
|
|
<ladha@mail.eecis.udel.edu>
|
|
|
|
|
|
|
|
rounding and such; from Carson Harding <harding@motd.ca>
|
|
|
