summaryrefslogtreecommitdiff
path: root/sys/arch/mips64
AgeCommit message (Expand)Author
2012-04-21Rework the signature of the cache handling routines again. It makes more senseMiod Vallat
2012-04-19Print the currently active ASID in `machine tlb' ddb command.Miod Vallat
2012-04-19Be sure to update the currently active ASID in pmap_activate() if invoked onMiod Vallat
2012-04-16Move proc0 and trap handler setup before consinit(), but still wait for theMiod Vallat
2012-04-16Fix struct arc_param_blk_* layout to not embed pointers, as this messes theMiod Vallat
2012-04-15Tell Indy and Challenge S apart.Miod Vallat
2012-04-11The first ktrace record for a newly spawned thread is a returnMike Belopuhov
2012-04-10Count traps and fpu context switches.Miod Vallat
2012-04-09No need to round VCEI addresses, and VCED addresses only need to be roundedMiod Vallat
2012-04-09More errata bandaid for the R4000SC is necessary in the tlb handlers.Miod Vallat
2012-04-06Make the logic for PMAP_PREFER() and the logic, inside pmap, to do theMiod Vallat
2012-04-06Rework IP22 RTC year base computation, again. It turns out that differentMiod Vallat
2012-03-28Work in progress support for the SGI Indigo, Indigo 2 and Indy systemsMiod Vallat
2012-03-25Move cache handling routines related definitions to a dedicated header file,Miod Vallat
2012-03-25Only set the low order bits of CpuCacheAliasMask if it is nonzero, regressionMiod Vallat
2012-03-24Fix fallback of uvm_map_hint() argument changes.Miod Vallat
2012-03-24Oops, forgot this file in the SGI_<model> -> SGI_IP## change.Miod Vallat
2012-03-24The various ConfigCache() functions actually return void, not int.Miod Vallat
2012-03-24Rename the various SGI_xxx constants from machine names to their IP numbers,Miod Vallat
2012-03-24Add a few trivial routines to get mips64r2 specific config registers. Not usedMiod Vallat
2012-03-19On sgi, use CKSEG0 addresses whenever possible for pmap_map_direct and u areaMiod Vallat
2012-03-19Recent uvm code (and maybe not-so-recent, but it did not explode^WKASSERT atMiod Vallat
2012-03-19Use uncached addresses for all exception vectors, when copying our code (orMiod Vallat
2012-03-15uncached_base was introduced early in IP27 support, since these designs useMiod Vallat
2012-02-16Do an explicit `sync' instruction before returning from cache routines; this isMiod Vallat
2012-02-16Be sure to reset coprocessor 0 TAG_LO register to zero before attemptingMiod Vallat
2012-02-16Use abbreviated mnemonics whenever possible (e.g. beqz instead of beq ...,zero),Miod Vallat
2011-11-16Make userret() MI. On architectures which jammed stuff into it in theTheo de Raadt
2011-11-15label_t is the kernel setjmp buffer. It should simply be an array ofTheo de Raadt
2011-10-27Specify the TLS variant for each platform.Philip Guenthe
2011-09-22nowadays uvm_init() calls pmap_init(), not vm_init(); so update the comments.Jasper Lievisse Adriaanse
2011-09-08Provide namespace-safe alignment macros in <machine/_types.h>, withPhilip Guenthe
2011-09-08Make the INT_FAST*_{MIN,MAX} macros match the types they're defined to.Philip Guenthe
2011-08-29Only provide FLT_EVAL_METHOD for C99. Add missing DECIMAL_DIG for C99.Mark Kettenis
2011-07-21Support for the eBenton EBT-700 netbook, which is similar to the LemoteMiod Vallat
2011-07-11Revert art@'s moving around of the KERNEL_LOCK()/KERNEL_UNLOCK() calls,Philip Guenthe
2011-07-10Do not register the per-cpu counter as a system timecounter on MULTIPROCESSORMiod Vallat
2011-07-07There is a bunch of places in the kernel entry points where we don'tArtur Grabowski
2011-07-06Clean up after P_BIGLOCK removal.Artur Grabowski
2011-07-05Recommit the reverted sigacts change now that the NFS use-after-freePhilip Guenthe
2011-06-24machdep.kbdreset enables a shutdown by Ctrl-Alt-Del on amd64 andChristian Weisgerber
2011-06-05Prefer __LP64__ to _LP64; pointed out by bradMiod Vallat
2011-05-30Remove the freelist member from vm_physsegOwain Ainsworth
2011-05-25Also enclose variable names with external linkage in __BEGIN_DECLS.Martynas Venckus
2011-05-10revert a mistake commitTakuya ASADA
2011-05-10octeon's internal counter clock speed is same as the processor clock. ok miod@Takuya ASADA
2011-05-01Be sure to cast physmem to a 64-bit type before passing it to ptoa().Miod Vallat
2011-04-28Expose pmap_prefer parameters.Ariane van der Steldt
2011-04-28fenv improvements and cleanupsMartynas Venckus
2011-04-26fenv for mips64Martynas Venckus