summaryrefslogtreecommitdiff
path: root/sys/arch/mips64
AgeCommit message (Expand)Author
2012-12-05Remove excessive sys/cdefs.h inclusionTheo de Raadt
2012-12-04Only pull in sys/cdefs.h if neededTheo de Raadt
2012-12-02Determine whether we're currently on the alternative signal stackPhilip Guenthe
2012-11-05unifdef -D __HAVE_TIMECOUNTERMiod Vallat
2012-10-03Don't include <mips64/archtype.h> unless you really need it.Miod Vallat
2012-10-03Do not use <mips64/archtype.h> for loongson model numbers, but rather put theMiod Vallat
2012-10-03Split ever-growing mips <machine/cpu.h> into what 99% of the kernel needs,Miod Vallat
2012-09-29Do not hardcode ARCBios vector base, but rather compute it at runtime.Miod Vallat
2012-09-29Basic R8000 processor support. R8000 processors require MMU-specific code,Miod Vallat
2012-09-29Forgot this in previous commitMiod Vallat
2012-09-29Store the base value of coprocessor 0 system register, when running userland,Miod Vallat
2012-09-29Sort cpu and fpu list, and don't bother printing those we don't run on (yet).Miod Vallat
2012-09-29Handle the coprocessor 0 cause and status registers as a 64 bit value now,Miod Vallat
2012-09-29Avoid an unnecessary copyin() call in the SYS__syscall handling path.Miod Vallat
2012-09-29Add a few more coprocessor 0 cause and config registers defines.Miod Vallat
2012-09-29Kill the mostly unused VMTLB_xxx and VMNUM_xxx defines. Move all tlbMiod Vallat
2012-09-29Introduce assembly macros for specific processor hazards: tlb update, statusMiod Vallat
2012-09-29Move proc_trampoline, which is not really exception processing, from exception.SMiod Vallat
2012-09-29Provide a few more macros in <machine/asm.h> to wrap coprocessor 0Miod Vallat
2012-09-29Proide a mips_sync() macro to wrap asm("sync"), and replace gazillions ofMiod Vallat
2012-09-11Remove the 'OLF method' used for the transition from a.out to ELF andTheo de Raadt
2012-08-22sigpid should be of type pid_t (only visable with DEBUG).Okan Demirmen
2012-08-07Handle __syscall as syscall, since these are identical on 64-bit platforms,Miod Vallat
2012-08-07Move the common bits of syscall invocation and return handling intoPhilip Guenthe
2012-07-14Split the existing mips64 clock code into time-of-day and generic duties inMiod Vallat
2012-07-09Do not re-initialize ci_randseed on the primary cpuTheo de Raadt
2012-06-26create new machine/_float.h which is namespace clean. create a newTheo de Raadt
2012-06-24Bring in line with current cache_r{5,10}k.c style, and optimize slightly theMiod Vallat
2012-06-24Since the RM7000 cache behaves as a physically-indexed cache due to the setMiod Vallat
2012-06-24Get the L2 line size from the configuration register instead of hardcoding theMiod Vallat
2012-06-24Do not output unnecessary semicolons when expanding macros. No functional changeMiod Vallat
2012-06-24Add cache operation functions pointers to struct cpu_info; the variousMiod Vallat
2012-06-23Replace R5000 and R10000 family assembly cache routines with C equivalents,Miod Vallat
2012-06-23Fix ITLBNOPFIX macro definition on RM7000-capable kernels, and use itMiod Vallat
2012-06-17No longer restrict alloc_contiguous_pages() to memory in the low 4GB.Miod Vallat
2012-06-17Using the LLAddr register to store our curcpu() pointer on R10k SMP kernelsMiod Vallat
2012-05-27Add a `L2 cache line size' member to struct cpu_info. This allows R4k code toMiod Vallat
2012-05-27Replace Loongson2F assembly cache routines with equivalent C code. This willMiod Vallat
2012-05-17Correct virtual aliasing mask computation.Miod Vallat
2012-05-10The uvm_map() changes introduced about two months ago yield a differentMiod Vallat
2012-04-25Skip cache flushes in pmap_zero_page() and pmap_copy_page() on systemsMiod Vallat
2012-04-24Harvest some low-hanging fruit in thu R5k/RM7k cache routines:Miod Vallat
2012-04-24Add support for wired mappings, using the last unused bit in the PTE.Miod Vallat
2012-04-24Introduce a #define for the number of PFN bits in a pte, to be used in theMiod Vallat
2012-04-21Correct a wrong comment.Miod Vallat
2012-04-21Rework the signature of the cache handling routines again. It makes more senseMiod Vallat
2012-04-19Print the currently active ASID in `machine tlb' ddb command.Miod Vallat
2012-04-19Be sure to update the currently active ASID in pmap_activate() if invoked onMiod Vallat
2012-04-16Move proc0 and trap handler setup before consinit(), but still wait for theMiod Vallat
2012-04-16Fix struct arc_param_blk_* layout to not embed pointers, as this messes theMiod Vallat