summaryrefslogtreecommitdiff
path: root/sys/arch/sgi/localbus/macebus.c
AgeCommit message (Expand)Author
2009-11-12Oops, I can't even spell `spurious' correctly.Miod Vallat
2009-11-12Only read mace interrupt registers once in the interrupt handler; and fixMiod Vallat
2009-11-12Move the interrupt makemasks() code to the interrupt template; no functionalMiod Vallat
2009-10-26Better crime/mace interrupt handling; interrupt information is no longerMiod Vallat
2009-10-22Completely overhaul interrupt handling on sgi. Cpu state now only stores aMiod Vallat
2009-10-22With the splx() changes, it is no longer necessary to remember which interruptMiod Vallat
2009-10-22Make macebus_intr_disestablish() signature sane, and update its caller.Miod Vallat
2009-10-22The recent cleanups make blatantly visible that the pending_int handlerMiod Vallat
2009-10-22unifdef -DIMASK_EXTERNAL to the mips code. Support for interrupt masking atMiod Vallat
2009-10-22Replace intrmask_t with uint32_t. This types only describes interrupt masksMiod Vallat
2009-10-21Replace IP32 hw_setintrmask() .S routine with a two line C routine.Miod Vallat
2009-10-07ipending, cpl moved into cpu_infoTakuya ASADA
2009-08-22Constify the what/name parameter of pci_intr_establish().Michael Knudsen
2009-07-22Get rid of bus_space_tag_t now unused bus_extent and bus_reverse fields.Miod Vallat
2009-07-22Use direct mappings in XKPHYS for bus_space, instead of extent and TLBMiod Vallat
2009-07-22Make sure the irq numbers for the O2 event counters match the interrupt linesMiod Vallat
2009-07-17Update bus_dma to the better codebase found on almost all other platforms,Miod Vallat
2009-03-20Switch sgi to __HAVE_GENERIC_SOFT_INTERRUPTS.Miod Vallat
2008-07-30Implement bus_space_{read,write}_raw_mult_[248] correctly, it needsMiod Vallat
2008-04-07Since uncached virtual addresses will depend upon space identifiers on R1xkMiod Vallat
2008-03-30Implement bus_space_*8 and bus_space_vaddr.Miod Vallat
2008-02-20Completely overhault attachment rules on sgi. No more indirect configurationMiod Vallat
2007-12-14Cleanup some comments.Joel Sing
2007-12-14Allow direct access to the MACE IO memory space. This allows IO devices toJoel Sing
2007-11-13Expose mace_bus_dma_tag and extend the crimebus extent. This allows theJoel Sing
2007-11-11Add spurious interrupt detection to macebus. This allows for the detectionJoel Sing
2007-10-14Disable timer/compare interrupts on the macebus. This prevents interruptJoel Sing
2007-10-13Various typos in comments; Joel SingMiod Vallat
2007-10-10Make context switching much more MI:Artur Grabowski
2007-07-09change the behaviour of the LED on the O2 so that it's red in user modeJasper Lievisse Adriaanse
2007-06-21Extent sgi bus_dma to cope with different views of memory: non-contiguousMiod Vallat
2007-06-20Do not hardcode imask[] size when intializing it.Miod Vallat
2007-06-20Make sure IPL_CLOCK blocks device interrupts.Miod Vallat
2007-06-18Disable instruction reordering around cpl assignments.Miod Vallat
2007-05-29Use atomic operations to operate on netisr, instead of clearing it at splhigh.Miod Vallat
2007-05-03Enable support for > 512MB of physical memory on mips64 systems, by usingMiod Vallat
2007-03-23Real atomic_{set,clear}bits_int implementation, and replace similarMiod Vallat
2006-01-04Stop abusing phys_map to know if it is safe to use malloc in extent routines;Miod Vallat
2006-01-04Do not return zero in bus_space_map() on failure (sigh).Miod Vallat
2006-01-04Use symbolic constants for the MACE ISA address range in mace_space_unmap()Miod Vallat
2005-12-20Remove initial extent storage for crime and mace bus_space. By the timeMiod Vallat
2005-12-19Use MACE ISA constants instead of magic values.Miod Vallat
2005-08-14catched->caughtMiod Vallat
2005-07-18remove trailing newline in panic(9); ok millert@ and deraadt@Federico G. Schwindt
2005-01-31Un-__P.Alexander Yurchenko
2004-09-27Rewrite parts of the interrupt system to achive:Per Fogelstrom
2004-09-24new style interrupt counters; pefo okTheo de Raadt
2004-09-21Nuke commons.Miod Vallat
2004-09-20Add support for R10K cpu classPer Fogelstrom
2004-09-09Kernel moves to 64 bit. A few more tweaks when binutils is updated.Per Fogelstrom