summaryrefslogtreecommitdiff
path: root/sys/arch/sgi/localbus
AgeCommit message (Collapse)Author
2009-03-20Switch sgi to __HAVE_GENERIC_SOFT_INTERRUPTS.Miod Vallat
2008-07-30Implement bus_space_{read,write}_raw_mult_[248] correctly, it needsMiod Vallat
endianness conversion on pci bridges. ok deraadt@ jsing@
2008-05-18Unbreak glass console on OpenBSD/sgi - if we're supposed to be using theJoel Sing
glass console set comconsaddr to zero so we don't switch to serial when com* attach. spotted by jasper@, ok miod@
2008-05-01Don't forget to bus_space_unmap() after probing for a com chip.Miod Vallat
2008-04-07Since uncached virtual addresses will depend upon space identifiers on R1xkMiod Vallat
systems, switch to the PHYS_TO_UNCACHED macro to compute proper addresses. Not really necessary for the O2 which does not implement spaces, but can't hurt either.
2008-03-30Implement bus_space_*8 and bus_space_vaddr.Miod Vallat
2008-03-27Majorly cleanup/overhaul com @ macebus code.Joel Sing
ok miod@
2008-02-20Completely overhault attachment rules on sgi. No more indirect configurationMiod Vallat
inherited from OpenBSD/arc machines with ISA bus; mainbus children match on device name and other hierarchies match on simplified locators. As a bonus, attachment lines in dmesg will now print their locators. ok jsing@
2007-12-14Cleanup some comments.Joel Sing
2007-12-14Allow direct access to the MACE IO memory space. This allows IO devices toJoel Sing
operate prior to the bus space extents being created. ok miod@
2007-11-13Expose mace_bus_dma_tag and extend the crimebus extent. This allows theJoel Sing
existing bus interfaces to be used to access the GBE hardware found in the SGI O2. ok miod@
2007-11-11Add spurious interrupt detection to macebus. This allows for the detectionJoel Sing
of interrupt storms and enables the user to "boot poweroff" from ddb, instead of pulling the powercord. Initial code heavily reworked by miod@ ok miod@
2007-10-31comment fixes.Joel Sing
ok miod@
2007-10-18Add support for the Moosehead PS/2 controller as found on SGI O2 workstations.Joel Sing
ok miod@ deraadt@
2007-10-14Disable timer/compare interrupts on the macebus. This prevents interruptJoel Sing
storms from occurring on IRQ 6. ok miod@
2007-10-13Various typos in comments; Joel SingMiod Vallat
2007-10-10Make context switching much more MI:Artur Grabowski
- Move the functionality of choosing a process from cpu_switch into a much simpler function: cpu_switchto. Instead of having the locore code walk the run queues, let the MI code choose the process we want to run and only implement the context switching itself in MD code. - Let MD context switching run without worrying about spls or locks. - Instead of having the idle loop implemented with special contexts in MD code, implement one idle proc for each cpu. make the idle loop MI with MD hooks. - Change the proc lists from the old style vax queues to TAILQs. - Change the sleep queue from vax queues to TAILQs. This makes wakeup() go from O(n^2) to O(n) there will be some MD fallout, but it will be fixed shortly. There's also a few cleanups to be done after this. deraadt@, kettenis@ ok
2007-07-09change the behaviour of the LED on the O2 so that it's red in user modeJasper Lievisse Adriaanse
and green when idling. from Joel Sing <joel at ionix.com.au> ok miod@
2007-06-21Extent sgi bus_dma to cope with different views of memory: non-contiguousMiod Vallat
for the cpu, contiguous from different bases for devices. This allows memory above 256MB to be used with bus_dma (and we had really been lucky with the first few large-memory builds). Information about memory accesses taken from Linux.
2007-06-20Do not hardcode imask[] size when intializing it.Miod Vallat
2007-06-20Make sure IPL_CLOCK blocks device interrupts.Miod Vallat
2007-06-18Disable instruction reordering around cpl assignments.Miod Vallat
2007-05-29Use atomic operations to operate on netisr, instead of clearing it at splhigh.Miod Vallat
This changes nothing on legacy architectures, but is a bit faster (and simpler) on the interesting ones.
2007-05-03Enable support for > 512MB of physical memory on mips64 systems, by usingMiod Vallat
XKPHYS instead of KSEG[01] for direct mappings. Then, detect memory above 256MB on O2 by poking at the CRIME registers (ARCbios will not report memory above 256MB, which is mapped above 1GB physical, to the system), and add it to the UVM managed memory. Tested on r5k, rm5200 and r10k with and without more than 256MB, matching hinv reports in all cases. CRIME memory decoding based on a diff from kettenis@ in december 2005.
2007-03-23Real atomic_{set,clear}bits_int implementation, and replace similarMiod Vallat
{set,clr}_ipending with the above routines. ok kettenis@
2006-01-04Stop abusing phys_map to know if it is safe to use malloc in extent routines;Miod Vallat
instead use a global flag, like some other architectures do. No functional change.
2006-01-04Do not return zero in bus_space_map() on failure (sigh).Miod Vallat
2006-01-04Use symbolic constants for the MACE ISA address range in mace_space_unmap()Miod Vallat
too!
2005-12-20Remove initial extent storage for crime and mace bus_space. By the timeMiod Vallat
these extents are created it is safe to use malloc.
2005-12-19Use MACE ISA constants instead of magic values.Miod Vallat
2005-08-14catched->caughtMiod Vallat
2005-07-18remove trailing newline in panic(9); ok millert@ and deraadt@Federico G. Schwindt
2005-01-31Un-__P.Alexander Yurchenko
ok pefo@
2005-01-24Fix MACE ISA ringbuffer alignment.Mark Kettenis
2005-01-02Add a few missing constants.Mark Kettenis
2004-10-20Fix some 64 bit address problems.Per Fogelstrom
Some function names made more unique. Other changes for the upcoming Origin 200 support.
2004-09-27Rewrite parts of the interrupt system to achive:Per Fogelstrom
o Remove do_pending code and take a real int instead. The performance impact seems to be very low and it simplifies the code considerably. o Allow interrupt nesting at first level. Run softints with HW ints enabled.
2004-09-27comment and cleanPer Fogelstrom
2004-09-24new style interrupt counters; pefo okTheo de Raadt
2004-09-21Nuke commons.Miod Vallat
2004-09-20Add support for R10K cpu classPer Fogelstrom
2004-09-16Typo in comment.Miod Vallat
2004-09-10Fix LEAF usage adding new extra arg. spotted by miod.Per Fogelstrom
2004-09-09Kernel moves to 64 bit. A few more tweaks when binutils is updated.Per Fogelstrom
2004-08-11various ansi and spacing issues; pefo okTheo de Raadt
2004-08-11$OpenBSD$ - ok pefo@.Xavier Santolaria
2004-08-10spacingTheo de Raadt
2004-08-10use generic net/netisr_dispatch.h; pefo@ okMichael Shalayeff
2004-08-10give mace some dma; pefo@ okMichael Shalayeff
2004-08-09Big cleanup. Removed some unused obsolete stuff and fixed copyrightsPer Fogelstrom
on some files. Arcbios support is now in, thus detects memorysize and cpu clock frequency.