summaryrefslogtreecommitdiff
path: root/sys/arch/sparc64
AgeCommit message (Expand)Author
2008-08-18Add sparc_bus_addr function for schizo to allow CardBus to work.Brad Smith
2008-08-17Scale down cpu_clockrate[1] when we scale down the cpu clock frequency suchMark Kettenis
2008-08-17Garbage collect stupid delay loop.Mark Kettenis
2008-08-13Initial stab at a driver for the integrated random number generator of theMark Kettenis
2008-08-11Only print iotdb stuff when DEBUG.Mark Kettenis
2008-08-11Allow mapping mmio regions that are not page aligned.Mark Kettenis
2008-08-11Add hw.cupspeed cupport for all CPU types.Mark Kettenis
2008-08-11Minimal apmvar.h such that we can enable apm(8) and apmd(8) on sparc64.Mark Kettenis
2008-08-11Add hw.setperf support for UltraSPARC-IIe support.Mark Kettenis
2008-08-10Use the STICK logic on UltraSPARC-IIe to generate clock interrupts.Mark Kettenis
2008-08-10Add hypervisor calls for the sun4v random number generator interface.Mark Kettenis
2008-08-09Add prom_set_sun4v_api_version().Mark Kettenis
2008-08-09Fix counting of shared (PCI) interrupts. Remove some useless debug codeMark Kettenis
2008-08-07Use %sys_tick to generate clock interrupts on systems that have it.Mark Kettenis
2008-08-07Give each CPU its own `struct intrhand' for %tick interrupts. Fixes aMark Kettenis
2008-07-30Add ath(4).Brad Smith
2008-07-29Reenable the AUXWRITE dance to try and find the aux port in pckbc(4), basedMiod Vallat
2008-07-28No longer clear ci_want_resched within cpu_switchto(), now that it's doneMiod Vallat
2008-07-27Increase the size of the TSB on large memory machines. This make buildingMark Kettenis
2008-07-25Work around a problem on the t5120 where top(1) would lock up the system forMark Kettenis
2008-07-25Switch to a temporary stack early on such that we don't lose if the stackMark Kettenis
2008-07-23Clear correctable errors after handling them. From Bjorn Andersson.Mark Kettenis
2008-07-21- add proper double_t and float_t definitions for each archMartynas Venckus
2008-07-21Implement the cpu_yield hypervisor call. Use it in the idle loop forArtur Grabowski
2008-07-21IPL_NONE doesn't really exist. The corresponding bit in theMark Kettenis
2008-07-21nam2blk[] needs a "vnd" entry for some things (like softraid)Todd T. Fries
2008-07-20Provide a timecounter based on the UltraSPARC IIe STICK logic.Mark Kettenis
2008-07-19Add acx(4) at cardbus(4).Mark Kettenis
2008-07-19Unbreak the tree. Pointed out by James Hartley.Mark Kettenis
2008-07-18Add a macro that clears the want_resched flag that need_resched sets.Artur Grabowski
2008-07-18Add ohci(4) and ehci(4) at cardbus(4).Mark Kettenis
2008-07-18Determine the free address space by looking at the "available" property ofMark Kettenis
2008-07-18Add new uvm function called uvm_map_pie() which takes align as aKurt Miller
2008-07-16Add a new parameter to pckbc_cnattach(): flags to put in the pckbc bowels.Miod Vallat
2008-07-15Add a timecounter based on the $sys_tick register, and use it on machinesMark Kettenis
2008-07-15Use -Wa,-Av9b instead of -Wa,-Av9a such that I can use %sys_tick in anMark Kettenis
2008-07-14Fix struct sysioreg layout after the struct iommureg layout change;Miod Vallat
2008-07-14Use uvm_km_valloc_prefer_wait() instead of uvm_km_valloc_wait() in vmapbuf().Miod Vallat
2008-07-12Make the console interrupt driven.Mark Kettenis
2008-07-12Shave off a few instructions from cpu_switchto().Mark Kettenis
2008-07-12Add a temporary hack to attach only the first thread of every core forMark Kettenis
2008-07-12Add core(4).Mark Kettenis
2008-07-12Perform IOMMU cache flushes on Oberon.Mark Kettenis
2008-07-12Use the proper interrupt target ID on Oberon.Mark Kettenis
2008-07-12Adjust SUN4U_TLB_RESERVED_MASK for updated SUN4U_TLB_PA_MASK.Mark Kettenis
2008-07-12Don't install interrupt handlers for non-exitsing interrupts on CMU-CH.Mark Kettenis
2008-07-12On Fujitsu's SPARC64 CPUs, the data_access_error trap is synchronous, and AFSRMark Kettenis
2008-07-12Add macros to get the appropriate interrupt target ID for non-UPA CPUs andMark Kettenis
2008-07-11Fujitsu SPARC64-VI CPU's have two cores that have two threads each. ProvideMark Kettenis
2008-07-11Don't try to read the "regs" propety; it's pointless.Mark Kettenis
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-26 11:00:40 +0000