summaryrefslogtreecommitdiff
path: root/sys/dev/pci/ubsecreg.h
AgeCommit message (Collapse)Author
2001-02-02The read/write indication bit in DMAERR reg is bit 1, not bit 0Jason Wright
also, add a mask for the address portion of DMAERR and use it
2001-01-29grab rng stuff more often (now 6400bytes/sec)Jason Wright
document the other mcr2 operations and fix a printf (luckily it's never been called =)
2001-01-29- add infrastructure for dealing with the key generator (MCR2)Jason Wright
- add support for the onboard rng using that structure - add a interrupt status mask (differs for 5501 and 5601) - reorganize slightly to take into account that MCR1 isn't the only reason for interrupts.
2000-08-13fix session codeTheo de Raadt
2000-08-13not completely working session code from jasonTheo de Raadt
2000-08-11move mcr out of q; and write prelim mcr aggregation code, which does not yetTheo de Raadt
work for some reason or another, so it is currently disabled.
2000-06-18Use the same field data types as the reference code and adjust offsetsJason Wright
appropriately. Byte swap key/iv fields because they are given to us as "network order", but the chip operates as little endian. coffset is in WORDS not bytes
2000-06-12ESP 3des now works, after squishing 4 bugsTheo de Raadt
2000-06-03Move everything to where is supposed to be (reg definitions, etc).Jason Wright
Add some of the skip logic.
2000-05-18work in progress: driver for BlueSteel (Broadcom) 5[56]01 crypto acceleratorJason Wright