Age | Commit message (Collapse) | Author |
|
|
|
|
|
- add bus_space_barrier's to the csr read/write functions
- KNF and other cleaning
|
|
|
|
driver for le at lebuffer type devices
|
|
for the corresponding 'dma' for a non-fas 'esp' needs to have an offset
(really a count of the number of 'fas's)
|
|
|
|
o remove unneded struct.
o change error to match reality.
jason@ ok.
|
|
|
|
|
|
to avoid clobbering sa->sa_name (similiar fix as sparc)
|
|
|
|
|
|
|
|
it fails, fall back to myetheraddr()
|
|
Allow the children to register their own interrupt handlers (and set the
appropriate interrupt enable bits in the csr)
Verify the asio revision
|
|
-after- the call to bus_dmamem_map()
|
|
pretty close); thanks to Matt <matt@vertrauen.org> for donating the board.
|
|
right now.
|
|
|
|
|
|
|
|
fully initialize and unblank framebuffer for non-console
use bus_space_vaddr()
|
|
|
|
|
|
|
|
|
|
get as far here as with vgafb.
|
|
From NetBSD: change bus_space_mmap() prototype to standard one
|
|
|
|
selves as "sc at sbus" and a couple of registers on psycho (sabre
doesn't appear to have these registers).
|
|
|
|
make all audio drivers use the new allocm and round_buffersize decl's.
will ease porting, and generally cleans up a bit
|
|
whether the spif is found at open(2) time.
|
|
|
|
(basically this was a cut and pasto).
|
|
|
|
|
|
* check use IE bits to qualify I bits
* move cs4231 chip interrupts to APC GI handling
* enable/disable cs4231 IEN in pin control register
|
|
appear to).
|
|
|
|
[XXX the bt458 stuff should be shared and will be later].
|
|
|
|
|
|
[This needs to be extended to the vt100 and dumb emulations too.. in time].
(This allows the removal of WSEMUL_SUN from sparc64/conf/GENERIC)
|
|
|
|
the response queue. Instead of the ad hoc ISP_SWIZZLE_REQUEST, we now have
a complete set of inline functions in isp_inline.h. Each platform is
responsible for providing just one of a set of ISP_IOX_{GET,PUT}{8,16,32}
macros.
The reason this needs to be done is that we need to have a single set of
functions that will work correctly on multiple architectures for both little
and big endian machines. It also needs to work correctly in the case that
we have the request or response queues in memory that has to be treated
specially (e.g., have ddi_dma_sync called on it for Solaris after we update
it or before we read from it).
One thing that falls out of this is that we no longer build requests in the
request queue itself. Instead, we build the request locally (e.g., on the
stack) and then as part of the swizzling operation, copy it to the request
queue entry we've allocated. I thought long and hard about whether this was
too expensive a change to make as it in a lot of cases requires an extra
copy. On balance, the flexbility is worth it. With any luck, the entry that
we build locally stays in a processor writeback cache (after all, it's only
64 bytes) so that the cost of actually flushing it to the memory area that is
the shared queue with the PCI device is not all that expensive. We may examine
this again and try to get clever in the future to try and avoid copies.
Another change that falls out of this is that MEMORYBARRIER should be taken
a lot more seriously. The macro ISP_ADD_REQUEST does a MEMORYBARRIER on the
entry being added. But there had been many other places this had been missing.
It's now very important that it be done.
For OpenSD, it does a ddi_dmamap_sync as appropriate. This gets us out of
the explicit ddi_dmamap_sync on the whole response queue that we did for SBus
cards at each interrupt. Now, because SBus/sparc doesn't use bus_dma, some
shenanigans were done to support this. But Jason was nice enough to test the
SBus/sparcv9 changes for me, and they did the right thing as well.
Set things up so that platforms that cannot have an SBus don't get a lot of
the SBus code checks (dead coded out).
Additional changes:
Fix a longstanding buglet of sorts. When we get an entry via isp_getrqentry,
the iptr value that gets returned is the value we intend to eventually plug
into the ISP registers as the entry *one past* the last one we've written-
*not* the current entry we're updating. All along we've been calling sync
functions on the wrong index value. Argh. The 'fix' here is to rename all
'iptr' variables as 'nxti' to remember that this is the 'next' pointer-
not the current pointer.
Devote a single bit to mboxbsy- and set aside bits for output mbox registers
that we need to pick up- we can have at least one command which does not
have any defined output registers (MBOX_EXECUTE_FIRMWARE).
Explicitly decode GetAllNext SNS Response back *as* a GetAllNext response.
Otherwise, we won't unswizzle it correctly.
Nuke some additional __P macros.
|
|
- fix initialization so that the cursor is initialized to be in the same
place the prom left it.
- remove some trial and error #if 0 stuff
- fix copyo's in a2int()
- ditch *_romcursoraddr for a direct call to romgetcursoraddr()
- allow this to attach (without panic()) if it is not the console.
|
|
place the prom left it.
- remove some trial and error #if 0 stuff
- fix copyo's in a2int()
- ditch *_romcursoraddr for a direct call to romgetcursoraddr()
- allow this to attach (without panic()) if is is not the console.
|
|
|