summaryrefslogtreecommitdiff
path: root/sys/dev
AgeCommit message (Collapse)Author
2010-04-09oopsie, misplaced {Marco Peereboom
2010-04-09- event handling rewrite (while preserving original logic);Marco Peereboom
- support additional volume events; - track volume rebuild progress; - support for drive hotplug; - log when volume state changes and when we start to resync; - mpii_device handling rewrite (r/b tree is no more); - improvements in mpii_ioctl_* functions; - use internal disk_phys_num again as phy port number based scheme was proven to be unreliable; - fixup ioc_status check in mpii_scsi_cmd_done; - change Offline state to Invalid when drive is gone; - fixup recognition of the rebuilding state; - don't leak ccb if poll fails; - make use of the MPII_F_RAID flag and register with bio only if there are RAID capabilities (idea from mpi); - EVENT_UNMASK macro improvement from Kai Doernemann; - use proper endianness when setting ccb_dev_handle; - lower a polling delay in the mpii_complete; - improve readability and debugging output in several places; - change semantics of the SAS discovery event handler; - start of the event cleanup; - start of the whitespace cleanup; - start of the KNF cleanup; from Mike Belopuhov <mkb@crypt.org.ru>
2010-04-09fix double free in an error path. the midlayer gets the ccb for scsi ioDavid Gwynne
now, so it not our job to free it.
2010-04-08DRM memory management for inteldrm(4) using the Graphics ExecutionOwain Ainsworth
Manager api. This is currently disabled by default under ifdef INTELDRM_GEM (option INTELDRM_GEM in a kernel config or a patch to i915_drv.h needed to enable), mostly because the intel X driver currently in tree does not always play well with GEM and needs to be switched to UXA accelmethod (which is the only option on later drivers). While based on the intel drm code in the linux kernel this has come cleanups and some obvious behaviour changes: 1) mmap through the GTT is entirely coherent with the gpu cache, removing mappings whenever the cache dirties so you can not race with userland to write to memory at the same time as the gpu. 2) pread/pwrite access is tiling-correct, so userland does not need to tile manually (mesa has already been fixed for this a while ago). The straw that broke the camels back here was the bit17 swizzling stuff on some mobile gpus meansing that while userland did the swizzle itself, the kernel had to do *extra* swizzling, this was frankly retarded so the option was dropped. 3) there is no option to map via the cpu from userland, again due to coherency issues. 4) additional integer overflow checking in some areas. 5) we only support the newer EXECBUFFER2 command submission ioctl. the old one is not supported at all (libdrm was fixed WRT over a week ago). now the TODOs: 1) the locking is funky and is only correct due to biglock. it does however work due to that. This will be fixed in tree, the design in formulating in my head as I type. 2) there are currently no memory limits on drm memory, this needs to be changed. 3) we really need PAT support for the machines where MTRRs are useless, else drm uses quite a lot of cpu (this is a bug that continues from the older code though, nothing new). 4) gpu resetting support on other than 965 is not written yet. 5) currently a lot of the code is in inteldrm, when memory management comes to other chipset common code will be factored out into the drm midlayer. Tested on: 855 (x40), GM965 and 915 by me. 945 by armani@ and jkmeuser@, gm45 by armani@ and marco@. More testing is needed before I enable this by default though. Others also provided testing by what they tested escapes me right now. In order to test this enable INTELDRM_GEM in a kernel and add the following line to the driver section in xorg.conf (I am working on a patch to autodetect the X stuff): Option "AccelMethod" "UXA"
2010-04-08remove unneeded variable. ratchov@ okFederico G. Schwindt
2010-04-08Fill in the bus_dma_sync for intagp to use clflush instead of wbinvd()Owain Ainsworth
if supported. When we do memory management on intel this would lead to a LOT of wbinvd() to deal with gpu->cpu incoherency. no one wants that. Needed for sanity of inteldrm memory management which is coming up next.
2010-04-08these files don't need to include proc.h anymore. ok oga for agpTed Unangst
2010-04-07- add my shantou DM9601 (UQ_NO_STRINGS).Jasper Lievisse Adriaanse
ok sthen@
2010-04-07Add Velleman K8055 USB experimenter kit (from Jens Teglhus Moller)Stuart Henderson
and Belkin F6C120 UPS, both UQ_BAD_HID.
2010-04-07syncStuart Henderson
2010-04-07Add Velleman K8055 USB experimenter kit (from Jens Teglhus Moller)Stuart Henderson
and Belkin F6C120 UPS.
2010-04-07Move UQ_BAD_HIDs together and line up columns better.Stuart Henderson
ok deraadt@, earlier version ok jasper@, feedback halex@
2010-04-07Move descriptive comments right onto the line with the definitionStuart Henderson
to ease grepping, rewording them slightly to mostly fit onto 1 line and to clarify UQ_EHCI_NEEDTO_DISOWN. ok deraadt@
2010-04-07Make intagp restore pgtbl_ctl and the scratch page to the gtt on resume.Owain Ainsworth
When we move more towards kms we'll need to save/restore what is bound to the aperture, but right now this is not needed (since we always unbind everything before we go down anyway). "can not hurt" deraadt@. tested by halex, deraadt and maybe some others.
2010-04-07If we have done a wsdisplay_suspend(), and ACPI decides it does not want toTheo de Raadt
suspend, we must roll back by calling wsdisplay_resume() or the virtual console switching will be locked forever ok oga
2010-04-07txq->lastds is only valid when txq is not empty.Damien Bergamini
Check for emptiness of the TX queue instead of lastds != NULL. I have a feeling this might fix the "device timeout" issues reported by Rivo Nurges on his AR5418 unveiled by athn.c r1.28 commit, though he is not around to confirm. This is a candidate for -stable.
2010-04-07update initvals and TX gains for AR9285 >=1.2Damien Bergamini
check result of carrier leakage calibration and redo calibration if needed add support for newer AR9285 chips (AR9285 XE 2.0). tested for non-regression on a DNXA-95 "Still seems to work here" kettenis@
2010-04-07Make suspend/resume work on MP machines (running an MP kernel). Joint workMark Kettenis
from mlarkin@ and me, with some amd64 fixes thrown in by deraadt@ ok marco@, deraadt@, pirofti@, mlarkin@
2010-04-06update a random sampling of drivers after the proc.h -> systm.h moveTed Unangst
2010-04-06Correct setting the autoneg ticks for GigE PHY, corrects what mediaChristian Weisgerber
is presented for some of the Broadcom bge(4) FastE adapters. From Brad.
2010-04-06always enable both 2GHz and 5GHz LNAs regardless of the bandDamien Bergamini
we're using. fixes operation on some 5GHz channels (e.g 153). great thanks to Yao Zhao (dragonlinux at gmail dot com) for identifying the issue on run(4).
2010-04-06on devices that have a radio switch, check GPIO pin 2 and reportDamien Bergamini
that the radio is disabled with the same message as in other drivers. let initialization continue for the moment until i'm sure it is correct.
2010-04-06On RT3090 chips, read vendor RF settings from ROM and apply them.Damien Bergamini
2010-04-06Give rt3090_efuse_read_2() a chance to work by using the correct offset.Damien Bergamini
Found after jbg@ sent me a horrible dmesg.
2010-04-06A fix for the PCI-X check so that this is only tested on controllersChristian Weisgerber
that could be PCI-X. This bit is not valid for PCIe controllers. From Brad
2010-04-06add Intel 82801GR RAID.David Gwynne
2010-04-06sync againAlexander Hall
2010-04-06tweak previousAlexander Hall
noted by damien@
2010-04-06add BELKIN F5D8055V2Alexander Hall
ok deraadt@, damien@
2010-04-06syncAlexander Hall
2010-04-06ids for BELKIN F5D8055V2Alexander Hall
2010-04-06use SLISTs for managing the ccb free list rather than TAILQs.David Gwynne
2010-04-06modify siop to provide an iopool as a way for the midlayer to manageDavid Gwynne
access to its free ccbs. ok krw@ beck@ marco@ tested by beck@
2010-04-06modify mpi to provide an iopool as a way for the midlayer to manage accessDavid Gwynne
to its free ccbs. this allows the midlayer to schedule access to the bus in a roundrobin fashion for all consumers on the bus, including io from devices and even the internal mpi management commands used to poll the state of raid devices. the result is fairer sharing between disks on the bus and more reliable sensor updates. ok krw@ beck@ marco@ tested by beck@
2010-04-05backout these two files i committed by accident.Damien Bergamini
2010-04-05fix regression on RT2860C introduced in previous commit.Damien Bergamini
2010-04-05Initial bits for >=RT3090 support.Damien Bergamini
Probably not functionnal yet (but test reports are welcome). Update microcode for RT2860 while I'm here (remember to run make && make install under sys/dev/microcode/ral/).
2010-04-05syncDamien Bergamini
2010-04-05new Ralink PCI IDsDamien Bergamini
2010-04-05Remove a useless usbd_get_interface_descriptor.Jonathan Armani
"iff you commit over the Hero" mk@
2010-04-05fill in the the lowest aligned logical block address field. itDavid Gwynne
indicates the LBA of the first logical block that is located at the beginning of a physical block implemented as best as i can by my understanding of the spec. not tested yet.
2010-04-05populate the logical per physical exponent of the read cap 16 reply byDavid Gwynne
factoring the processing that the limits vpd page does out. this will be easier when i get hold of a disk that does provide values in these ata identify fields.
2010-04-05add support for READ_CAPACITY_16.David Gwynne
2010-04-05add support for ata disks with block sizes other than 512 bytes. i haventDavid Gwynne
ever seen one, but the spec describes how to do it.
2010-04-04yes kids, there are amd64 machines with pcmciaTheo de Raadt
2010-04-04Reinitialize pins upon resume. Makes audio work after resume on machinesMark Kettenis
with codecs like the ALC269 that have pins that need to be configured but don't have an associated mixer item. ok jakemsr@
2010-04-04Attach the 2nd generation of 6000 2x2 devices even though the firmwareDamien Bergamini
is not yet available. The combo WiFi/WiMAX devices need a separate firmware too (that is not yet available), so do not use the firmware for WiFi-only devices as it will likely not work. Change the way active chains (the ones that have an antenna plugged in) are detected to work around a firmware bug which could make us mark non-existing chains as active.
2010-04-04syncDamien Bergamini
2010-04-04PCI ID for second generation of Intel Centrino Advanced-N 6200 devices.Damien Bergamini
2010-04-04syncDamien Bergamini