/* $OpenBSD: pci_eb164.c,v 1.27 2015/07/26 05:09:44 miod Exp $ */ /* $NetBSD: pci_eb164.c,v 1.27 2000/06/06 00:50:15 thorpej Exp $ */ /*- * Copyright (c) 1998 The NetBSD Foundation, Inc. * All rights reserved. * * This code is derived from software contributed to The NetBSD Foundation * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility, * NASA Ames Research Center. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * 1. Redistributions of source code must retain the above copyright * notice, this list of conditions and the following disclaimer. * 2. Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in the * documentation and/or other materials provided with the distribution. * * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE * POSSIBILITY OF SUCH DAMAGE. */ /* * Copyright (c) 1995, 1996 Carnegie-Mellon University. * All rights reserved. * * Author: Chris G. Demetriou * * Permission to use, copy, modify and distribute this software and * its documentation is hereby granted, provided that both the copyright * notice and this permission notice appear in all copies of the * software, derivative works or modified versions, and any portions * thereof, and that both notices appear in supporting documentation. * * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS" * CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE. * * Carnegie Mellon requests users of this software to return to * * Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU * School of Computer Science * Carnegie Mellon University * Pittsburgh PA 15213-3890 * * any improvements or extensions that they make and grant Carnegie the * rights to redistribute these changes. */ #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include "sio.h" #if NSIO #include #endif int dec_eb164_intr_map(struct pci_attach_args *, pci_intr_handle_t *); const char *dec_eb164_intr_string(void *, pci_intr_handle_t); int dec_eb164_intr_line(void *, pci_intr_handle_t); void *dec_eb164_intr_establish(void *, pci_intr_handle_t, int, int (*func)(void *), void *, const char *); void dec_eb164_intr_disestablish(void *, void *); void *dec_eb164_pciide_compat_intr_establish(void *, struct device *, struct pci_attach_args *, int, int (*)(void *), void *); void dec_eb164_pciide_compat_intr_disestablish(void *, void *); #define EB164_SIO_IRQ 4 #define EB164_MAX_IRQ 24 #define PCI_STRAY_MAX 5 struct alpha_shared_intr *eb164_pci_intr; bus_space_tag_t eb164_intrgate_iot; bus_space_handle_t eb164_intrgate_ioh; void eb164_iointr(void *arg, unsigned long vec); extern void eb164_intr_enable(int irq); /* pci_eb164_intr.S */ extern void eb164_intr_disable(int irq); /* pci_eb164_intr.S */ void pci_eb164_pickintr(ccp) struct cia_config *ccp; { bus_space_tag_t iot = &ccp->cc_iot; pci_chipset_tag_t pc = &ccp->cc_pc; int i; pc->pc_intr_v = ccp; pc->pc_intr_map = dec_eb164_intr_map; pc->pc_intr_string = dec_eb164_intr_string; pc->pc_intr_line = dec_eb164_intr_line; pc->pc_intr_establish = dec_eb164_intr_establish; pc->pc_intr_disestablish = dec_eb164_intr_disestablish; pc->pc_pciide_compat_intr_establish = dec_eb164_pciide_compat_intr_establish; pc->pc_pciide_compat_intr_disestablish = dec_eb164_pciide_compat_intr_disestablish; eb164_intrgate_iot = iot; if (bus_space_map(eb164_intrgate_iot, 0x804, 3, 0, &eb164_intrgate_ioh) != 0) panic("pci_eb164_pickintr: couldn't map interrupt PLD"); for (i = 0; i < EB164_MAX_IRQ; i++) eb164_intr_disable(i); eb164_pci_intr = alpha_shared_intr_alloc(EB164_MAX_IRQ); for (i = 0; i < EB164_MAX_IRQ; i++) { /* * Systems with a Pyxis seem to have problems with * stray interrupts, so just ignore them. Sigh, * I hate buggy hardware. */ alpha_shared_intr_set_maxstrays(eb164_pci_intr, i, (ccp->cc_flags & CCF_ISPYXIS) ? 0 : PCI_STRAY_MAX); } #if NSIO sio_intr_setup(pc, iot); eb164_intr_enable(EB164_SIO_IRQ); #endif } int dec_eb164_intr_map(pa, ihp) struct pci_attach_args *pa; pci_intr_handle_t *ihp; { int buspin, line = pa->pa_intrline; u_int64_t variation; /* * * The AlphaPC 164 and AlphaPC 164LX have a CMD PCI IDE controller * at bus 0 device 11. These are wired to compatibility mode, * so do not map their interrupts. * * The AlphaPC 164SX has PCI IDE on functions 1 and 2 of the * Cypress PCI-ISA bridge at bus 0 device 8. These, too, are * wired to compatibility mode. * * Real EB164s have ISA IDE on the Super I/O chip. */ variation = hwrpb->rpb_variation & SV_ST_MASK; if (pa->pa_bus == 0) { if (variation >= SV_ST_ALPHAPC164_366 && variation <= SV_ST_ALPHAPC164LX_600) { if (pa->pa_device == 8) panic("dec_eb164_intr_map: SIO device"); if (pa->pa_device == 11) return (1); } else if (variation >= SV_ST_ALPHAPC164SX_400 && variation <= SV_ST_ALPHAPC164SX_600) { if (pa->pa_device == 8) { if (pa->pa_function == 0) panic("dec_eb164_intr_map: SIO device"); return (1); } } else { if (pa->pa_device == 8) panic("dec_eb164_intr_map: SIO device"); } } /* * The console places the interrupt mapping in the "line" value. * We trust it whenever possible. */ if (line >= 0 && line < EB164_MAX_IRQ) { *ihp = line; return 0; } if (pa->pa_bridgetag) { buspin = PPB_INTERRUPT_SWIZZLE(pa->pa_rawintrpin, pa->pa_device); if (pa->pa_bridgeih[buspin - 1] != 0) { *ihp = pa->pa_bridgeih[buspin - 1]; return 0; } } return 1; } const char * dec_eb164_intr_string(ccv, ih) void *ccv; pci_intr_handle_t ih; { #if 0 struct cia_config *ccp = ccv; #endif static char irqstr[15]; /* 11 + 2 + NULL + sanity */ if (ih >= EB164_MAX_IRQ) panic("dec_eb164_intr_string: bogus eb164 IRQ 0x%lx", ih); snprintf(irqstr, sizeof irqstr, "eb164 irq %ld", ih); return (irqstr); } int dec_eb164_intr_line(ccv, ih) void *ccv; pci_intr_handle_t ih; { return (ih); } void * dec_eb164_intr_establish(ccv, ih, level, func, arg, name) void *ccv, *arg; pci_intr_handle_t ih; int level; int (*func)(void *); const char *name; { #if 0 struct cia_config *ccp = ccv; #endif void *cookie; if (ih >= EB164_MAX_IRQ) panic("dec_eb164_intr_establish: bogus eb164 IRQ 0x%lx", ih); cookie = alpha_shared_intr_establish(eb164_pci_intr, ih, IST_LEVEL, level, func, arg, name); if (cookie != NULL && alpha_shared_intr_firstactive(eb164_pci_intr, ih)) { scb_set(0x900 + SCB_IDXTOVEC(ih), eb164_iointr, NULL); eb164_intr_enable(ih); } return (cookie); } void dec_eb164_intr_disestablish(ccv, cookie) void *ccv, *cookie; { #if 0 struct cia_config *ccp = ccv; #endif struct alpha_shared_intrhand *ih = cookie; unsigned int irq = ih->ih_num; int s; s = splhigh(); alpha_shared_intr_disestablish(eb164_pci_intr, cookie); if (alpha_shared_intr_isactive(eb164_pci_intr, irq) == 0) { eb164_intr_disable(irq); alpha_shared_intr_set_dfltsharetype(eb164_pci_intr, irq, IST_NONE); scb_free(0x900 + SCB_IDXTOVEC(irq)); } splx(s); } void * dec_eb164_pciide_compat_intr_establish(v, dev, pa, chan, func, arg) void *v; struct device *dev; struct pci_attach_args *pa; int chan; int (*func)(void *); void *arg; { pci_chipset_tag_t pc = pa->pa_pc; void *cookie = NULL; int bus, irq; pci_decompose_tag(pc, pa->pa_tag, &bus, NULL, NULL); /* * If this isn't PCI bus #0, all bets are off. */ if (bus != 0) return (NULL); irq = PCIIDE_COMPAT_IRQ(chan); #if NSIO cookie = sio_intr_establish(NULL /*XXX*/, irq, IST_EDGE, IPL_BIO, func, arg, dev->dv_xname); if (cookie == NULL) return (NULL); #endif return (cookie); } void dec_eb164_pciide_compat_intr_disestablish(void *v, void *cookie) { sio_intr_disestablish(NULL, cookie); } void eb164_iointr(arg, vec) void *arg; unsigned long vec; { int irq; irq = SCB_VECTOIDX(vec - 0x900); if (!alpha_shared_intr_dispatch(eb164_pci_intr, irq)) { alpha_shared_intr_stray(eb164_pci_intr, irq, "eb164 irq"); if (ALPHA_SHARED_INTR_DISABLE(eb164_pci_intr, irq)) eb164_intr_disable(irq); } else alpha_shared_intr_reset_strays(eb164_pci_intr, irq); } #if 0 /* THIS DOES NOT WORK! see pci_eb164_intr.S. */ u_int8_t eb164_intr_mask[3] = { 0xff, 0xff, 0xff }; void eb164_intr_enable(irq) int irq; { int byte = (irq / 8), bit = (irq % 8); #if 1 printf("eb164_intr_enable: enabling %d (%d:%d)\n", irq, byte, bit); #endif eb164_intr_mask[byte] &= ~(1 << bit); bus_space_write_1(eb164_intrgate_iot, eb164_intrgate_ioh, byte, eb164_intr_mask[byte]); } void eb164_intr_disable(irq) int irq; { int byte = (irq / 8), bit = (irq % 8); #if 1 printf("eb164_intr_disable: disabling %d (%d:%d)\n", irq, byte, bit); #endif eb164_intr_mask[byte] |= (1 << bit); bus_space_write_1(eb164_intrgate_iot, eb164_intrgate_ioh, byte, eb164_intr_mask[byte]); } #endif