blob: 05a66e8a4a85746c38ad7d9b2dee68cfa7af835f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
# $OpenBSD: Makefile,v 1.2 2016/09/08 18:05:30 pascal Exp $
.include <bsd.own.mk>
LLVM_SRCS= ${.CURDIR}/../../../../../llvm
HDRS= X86GenAsmMatcher.inc X86GenAsmWriter.inc X86GenAsmWriter1.inc \
X86GenCallingConv.inc X86GenDAGISel.inc X86GenDisassemblerTables.inc \
X86GenFastISel.inc X86GenInstrInfo.inc X86GenRegisterInfo.inc \
X86GenSubtargetInfo.inc
all: ${HDRS}
install:
# Nothing here so far ...
depend:
# Nothing here so far ...
clean cleandir:
rm -f ${HDRS}
X86GenRegisterInfo.inc: ${LLVM_SRCS}/lib/Target/X86/X86.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-register-info \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/X86 \
-o ${.TARGET} ${.ALLSRC}
X86GenDisassemblerTables.inc: ${LLVM_SRCS}/lib/Target/X86/X86.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-disassembler \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/X86 \
-o ${.TARGET} ${.ALLSRC}
X86GenInstrInfo.inc: ${LLVM_SRCS}/lib/Target/X86/X86.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-instr-info \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/X86 \
-o ${.TARGET} ${.ALLSRC}
X86GenAsmWriter.inc: ${LLVM_SRCS}/lib/Target/X86/X86.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-asm-writer \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/X86 \
-o ${.TARGET} ${.ALLSRC}
X86GenAsmWriter1.inc: ${LLVM_SRCS}/lib/Target/X86/X86.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-asm-writer -asmwriternum=1 \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/X86 \
-o ${.TARGET} ${.ALLSRC}
X86GenAsmMatcher.inc: ${LLVM_SRCS}/lib/Target/X86/X86.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-asm-matcher \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/X86 \
-o ${.TARGET} ${.ALLSRC}
X86GenDAGISel.inc: ${LLVM_SRCS}/lib/Target/X86/X86.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-dag-isel \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/X86 \
-o ${.TARGET} ${.ALLSRC}
X86GenFastISel.inc: ${LLVM_SRCS}/lib/Target/X86/X86.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-fast-isel \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/X86 \
-o ${.TARGET} ${.ALLSRC}
X86GenCallingConv.inc: ${LLVM_SRCS}/lib/Target/X86/X86.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-callingconv \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/X86 \
-o ${.TARGET} ${.ALLSRC}
X86GenSubtargetInfo.inc: ${LLVM_SRCS}/lib/Target/X86/X86.td
${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-subtarget \
-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/X86 \
-o ${.TARGET} ${.ALLSRC}
.include <bsd.obj.mk>
|
