summaryrefslogtreecommitdiff
path: root/libexec/ld.so/powerpc/archdep.h
blob: 3e87fb34212e5d50eb4138408428b97f7b95c765 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
/*	$OpenBSD: archdep.h,v 1.3 2000/10/19 02:44:16 drahn Exp $ */

/*
 * Copyright (c) 1998 Per Fogelstrom, Opsycon AB
 * 
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed under OpenBSD by
 *	Per Fogelstrom, Opsycon AB, Sweden.
 * 4. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS
 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 */

#ifndef _POWERPC_ARCHDEP_H_
#define _POWERPC_ARCHDEP_H_

#define	DL_MALLOC_ALIGN	4	/* Arch constraint or otherwise */

#define	MACHID	EM_PPC	/* ELF e_machine ID value checked */

#define	RELTYPE	Elf32_Rela
#define	RELSIZE	sizeof(Elf32_Rela)

#include <elf_abi.h>
#include <machine/reloc.h>

/* HACK */
#define DT_PROCNUM 0
#ifndef DT_BIND_NOW 
#define DT_BIND_NOW 0
#endif

/*
 *	Simple reloc of REL32's. Used by bootstrapping.
 */
#define	SIMPLE_RELOC(r, s, p, v)					\
	if(ELF32_R_TYPE((r)->r_info) == RELOC_32) {			\
		if((ELF32_ST_BIND((s)->st_info) == STB_LOCAL) &&	\
		   (ELF32_ST_TYPE((s)->st_info) == STT_SECTION ||	\
		    ELF32_ST_TYPE((s)->st_info) == STT_NOTYPE) ) {	\
			*(p) += (v);					\
		}							\
		else {							\
			*(p) = (v) + (s)->st_value;			\
		}							\
	}

/*
 *	The following functions are declared inline so they can
 *	be used before bootstrap linking has been finished.
 */
static inline void
_dl_dcbf(Elf32_Addr *addr)
{
  __asm__ volatile ("dcbst 0, %0\n\t"
		    "sync\n\t"
		    "icbi 0, %0\n\t"
		    "sync\n\t"
		    "isync"
                    : : "r" (addr) : "0");
}

static inline int _dl_write (int fd, const char* buf, int len);
static inline void
_dl_wrstderr(const char *s)
{
	while(*s) {
		_dl_write(2, s, 1);
		s++;
	}
}

static inline void *
_dl_memset(void *p, const char v, size_t c)
{
	char *ip = p;

	while(c--)
		*ip++ = v;
	return(p);
}

static inline int
_dl_strlen(const char *p)
{
	const char *s = p;

	while(*s != '\0')
		s++;
	return(s - p);
}

static inline char *
_dl_strcpy(char *d, const char *s)
{
	char *rd = d;

	while((*d++ = *s++) != '\0');

	return(rd);
}

static inline int
_dl_strncmp(const char *d, const char *s, int c)
{
	while(c-- && *d && *d == *s) {
		d++;
		s++;
	};
	if(c < 0) {
		return(0);
	}
	return(*d - *s);
}
 
static inline int
_dl_strcmp(const char *d, const char *s)
{
	while(*d && *d == *s) {
		d++;
		s++;
	}
	return(*d - *s);
}
 
static inline const char *
_dl_strchr(const char *p, const int c)
{
	while(*p) {
		if(*p == c) {
			return(p);
		}
		p++;
	}
	return(0);
}

static inline void
RELOC_RELA(Elf32_Rela *r,
	const Elf32_Sym *s, Elf32_Addr *p, int v)
{
	if(ELF32_R_TYPE((r)->r_info) == RELOC_RELATIVE) {
		if((ELF32_ST_BIND((s)->st_info) == STB_LOCAL) &&
		   ((ELF32_ST_TYPE((s)->st_info) == STT_SECTION) ||
		   (ELF32_ST_TYPE((s)->st_info) == STT_NOTYPE)) ) {
			*(p) = (v) + (r)->r_addend;
		} else {
			*(p) = (v) + (s)->st_value + (r)->r_addend;
		}
	} else if(ELF32_R_TYPE((r)->r_info) == RELOC_JMP_SLOT) {
		Elf32_Addr val = (v) + (s)->st_value + (r)->r_addend -
			(Elf32_Addr)(p); 			
		if (((val & 0xfe000000) != 0) &&	
			((val & 0xfe000000) != 0xfe000000))
		{					
			/* invalid offset */	
			_dl_exit(20);			
		} 				
		val &= ~0xfc000000;	
		val |=  0x48000000;
		*(p) = val;	
		_dl_dcbf(p);
	} else if(ELF32_R_TYPE((r)->r_info) == RELOC_GLOB_DAT) {
		*(p) = (v) + (s)->st_value + (r)->r_addend;
	} else {					
		/* error */
	}
}

#endif /* _POWERPC_ARCHDEP_H_ */