1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
|
/* $OpenBSD: archdep.h,v 1.9 2002/08/12 01:05:23 drahn Exp $ */
/*
* Copyright (c) 1998 Per Fogelstrom, Opsycon AB
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed under OpenBSD by
* Per Fogelstrom, Opsycon AB, Sweden.
* 4. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS
* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
*/
#ifndef _POWERPC_ARCHDEP_H_
#define _POWERPC_ARCHDEP_H_
#define DL_MALLOC_ALIGN 4 /* Arch constraint or otherwise */
#define MACHID EM_PPC /* ELF e_machine ID value checked */
#define RELTYPE Elf32_Rela
#define RELSIZE sizeof(Elf32_Rela)
#include <elf_abi.h>
#include <machine/reloc.h>
#include "syscall.h"
#include "util.h"
/* HACK */
#define DT_PROCNUM 0
#ifndef DT_BIND_NOW
#define DT_BIND_NOW 0
#endif
/*
* The following functions are declared inline so they can
* be used before bootstrap linking has been finished.
*/
static inline void
_dl_dcbf(Elf32_Addr *addr)
{
__asm__ volatile ("dcbst 0, %0\n\t"
"sync\n\t"
"icbi 0, %0\n\t"
"sync\n\t"
"isync"
: : "r" (addr) : "0");
}
static inline void
RELOC_REL(Elf_Rel *r, const Elf_Sym *s, Elf_Addr *p, unsigned long v)
{
/* PowerPC does not use REL type relocations */
_dl_exit(20);
}
static inline void
RELOC_RELA(Elf32_Rela *r, const Elf32_Sym *s, Elf32_Addr *p, unsigned long v)
{
if (ELF32_R_TYPE(r->r_info) == RELOC_RELATIVE) {
*p = v + r->r_addend;
} else if (ELF32_R_TYPE(r->r_info) == RELOC_JMP_SLOT) {
Elf32_Addr val = v + s->st_value + r->r_addend -
(Elf32_Addr)(p);
if (((val & 0xfe000000) != 0) &&
((val & 0xfe000000) != 0xfe000000)) {
/* invalid offset */
_dl_exit(20);
}
val &= ~0xfc000000;
val |= 0x48000000;
*p = val;
_dl_dcbf(p);
} else if (ELF32_R_TYPE((r)->r_info) == RELOC_GLOB_DAT) {
*p = v + s->st_value + r->r_addend;
} else {
/* XXX - printf might not work here, but we give it a shot. */
_dl_printf("Unknown bootstrap relocation.\n");
_dl_exit(6);
}
}
#endif /* _POWERPC_ARCHDEP_H_ */
|
