1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
|
/* $OpenBSD: intrcnt.h,v 1.5 1997/01/24 19:57:13 niklas Exp $ */
/* $NetBSD: intrcnt.h,v 1.7 1996/11/16 23:11:57 cgd Exp $ */
/*
* Copyright (c) 1995, 1996 Carnegie-Mellon University.
* All rights reserved.
*
* Author: Chris G. Demetriou
*
* Permission to use, copy, modify and distribute this software and
* its documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
*
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
* FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
*
* Carnegie Mellon requests users of this software to return to
*
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
* School of Computer Science
* Carnegie Mellon University
* Pittsburgh PA 15213-3890
*
* any improvements or extensions that they make and grant Carnegie the
* rights to redistribute these changes.
*/
#define INTRNAMES_DEFINITION \
/* 0x00 */ ASCIZ "clock"; \
ASCIZ "isa irq 0"; \
ASCIZ "isa irq 1"; \
ASCIZ "isa irq 2"; \
ASCIZ "isa irq 3"; \
ASCIZ "isa irq 4"; \
ASCIZ "isa irq 5"; \
ASCIZ "isa irq 6"; \
ASCIZ "isa irq 7"; \
ASCIZ "isa irq 8"; \
ASCIZ "isa irq 9"; \
ASCIZ "isa irq 10"; \
ASCIZ "isa irq 11"; \
ASCIZ "isa irq 12"; \
ASCIZ "isa irq 13"; \
ASCIZ "isa irq 14"; \
/* 0x10 */ ASCIZ "isa irq 15"; \
ASCIZ "kn20aa irq 0"; \
ASCIZ "kn20aa irq 1"; \
ASCIZ "kn20aa irq 2"; \
ASCIZ "kn20aa irq 3"; \
ASCIZ "kn20aa irq 4"; \
ASCIZ "kn20aa irq 5"; \
ASCIZ "kn20aa irq 6"; \
ASCIZ "kn20aa irq 7"; \
ASCIZ "kn20aa irq 8"; \
ASCIZ "kn20aa irq 9"; \
ASCIZ "kn20aa irq 10"; \
ASCIZ "kn20aa irq 11"; \
ASCIZ "kn20aa irq 12"; \
ASCIZ "kn20aa irq 13"; \
ASCIZ "kn20aa irq 14"; \
/* 0x20 */ ASCIZ "kn20aa irq 15"; \
ASCIZ "kn20aa irq 16"; \
ASCIZ "kn20aa irq 17"; \
ASCIZ "kn20aa irq 18"; \
ASCIZ "kn20aa irq 19"; \
ASCIZ "kn20aa irq 20"; \
ASCIZ "kn20aa irq 21"; \
ASCIZ "kn20aa irq 22"; \
ASCIZ "kn20aa irq 23"; \
ASCIZ "kn20aa irq 24"; \
ASCIZ "kn20aa irq 25"; \
ASCIZ "kn20aa irq 26"; \
ASCIZ "kn20aa irq 27"; \
ASCIZ "kn20aa irq 28"; \
ASCIZ "kn20aa irq 29"; \
ASCIZ "kn20aa irq 30"; \
/* 0x30 */ ASCIZ "kn20aa irq 31"; \
ASCIZ "kn15 tc slot 0"; \
ASCIZ "kn15 tc slot 1"; \
ASCIZ "kn15 tc slot 2"; \
ASCIZ "kn15 tc slot 3"; \
ASCIZ "kn15 tc slot 4"; \
ASCIZ "kn15 tc slot 5"; \
ASCIZ "kn15 tcds"; \
ASCIZ "kn15 ioasic"; \
ASCIZ "kn15 sfb"; \
ASCIZ "kn16 tc slot 0"; \
ASCIZ "kn16 tc slot 1"; \
ASCIZ "kn16 tcds"; \
ASCIZ "kn16 ioasic"; \
ASCIZ "kn16 sfb"; \
ASCIZ "tcds esp 0"; \
/* 0x40 */ ASCIZ "tcds esp 1"; \
ASCIZ "ioasic le"; \
ASCIZ "ioasic scc 0"; \
ASCIZ "ioasic scc 1"; \
ASCIZ "ioasic am79c30"; \
ASCIZ "eb164 irq 0"; \
ASCIZ "eb164 irq 1"; \
ASCIZ "eb164 irq 2"; \
ASCIZ "eb164 irq 3"; \
ASCIZ "eb164 irq 4"; \
ASCIZ "eb164 irq 5"; \
ASCIZ "eb164 irq 6"; \
ASCIZ "eb164 irq 7"; \
ASCIZ "eb164 irq 8"; \
ASCIZ "eb164 irq 9"; \
ASCIZ "eb164 irq 10"; \
/* 0x50 */ ASCIZ "eb164 irq 11"; \
ASCIZ "eb164 irq 12"; \
ASCIZ "eb164 irq 13"; \
ASCIZ "eb164 irq 14"; \
ASCIZ "eb164 irq 15"; \
ASCIZ "eb164 irq 16"; \
ASCIZ "eb164 irq 17"; \
ASCIZ "eb164 irq 18"; \
ASCIZ "eb164 irq 19"; \
ASCIZ "eb164 irq 20"; \
ASCIZ "eb164 irq 21"; \
ASCIZ "eb164 irq 22"; \
ASCIZ "eb164 irq 23";
#define INTRCNT_DEFINITION \
/* 0x00 */ .quad 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0; \
/* 0x10 */ .quad 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0; \
/* 0x20 */ .quad 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0; \
/* 0x30 */ .quad 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0; \
/* 0x40 */ .quad 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0; \
/* 0x50 */ .quad 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0;
#define INTRCNT_CLOCK 0
#define INTRCNT_ISA_IRQ (INTRCNT_CLOCK + 1)
#define INTRCNT_ISA_IRQ_LEN 16
#define INTRCNT_KN20AA_IRQ (INTRCNT_ISA_IRQ + INTRCNT_ISA_IRQ_LEN)
#define INTRCNT_KN20AA_IRQ_LEN 32
#define INTRCNT_KN15 (INTRCNT_KN20AA_IRQ + INTRCNT_KN20AA_IRQ_LEN)
#define INTRCNT_KN15_LEN 9
#define INTRCNT_KN16 (INTRCNT_KN15 + INTRCNT_KN15_LEN)
#define INTRCNT_KN16_LEN 5
#define INTRCNT_TCDS (INTRCNT_KN16 + INTRCNT_KN16_LEN)
#define INTRCNT_TCDS_LEN 2
#define INTRCNT_IOASIC (INTRCNT_TCDS + INTRCNT_TCDS_LEN)
#define INTRCNT_IOASIC_LEN 4
#define INTRCNT_EB164_IRQ (INTRCNT_IOASIC + INTRCNT_IOASIC_LEN)
#define INTRCNT_EB164_IRQ_LEN 24
#ifndef _LOCORE
extern volatile long intrcnt[];
#endif
|
