1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
|
/* $OpenBSD: apecs.c,v 1.8 1997/01/24 19:57:32 niklas Exp $ */
/* $NetBSD: apecs.c,v 1.16 1996/12/05 01:39:34 cgd Exp $ */
/*
* Copyright (c) 1995, 1996 Carnegie-Mellon University.
* All rights reserved.
*
* Author: Chris G. Demetriou
*
* Permission to use, copy, modify and distribute this software and
* its documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
*
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
* FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
*
* Carnegie Mellon requests users of this software to return to
*
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
* School of Computer Science
* Carnegie Mellon University
* Pittsburgh PA 15213-3890
*
* any improvements or extensions that they make and grant Carnegie the
* rights to redistribute these changes.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/kernel.h>
#include <sys/malloc.h>
#include <sys/device.h>
#include <vm/vm.h>
#include <machine/autoconf.h>
#include <machine/rpb.h>
#include <dev/isa/isareg.h>
#include <dev/isa/isavar.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcivar.h>
#include <alpha/pci/apecsreg.h>
#include <alpha/pci/apecsvar.h>
#if defined(DEC_2100_A50)
#include <alpha/pci/pci_2100_a50.h>
#endif
#ifdef __BROKEN_INDIRECT_CONFIG
int apecsmatch __P((struct device *, void *, void *));
#else
int apecsmatch __P((struct device *, struct cfdata *, void *));
#endif
void apecsattach __P((struct device *, struct device *, void *));
struct cfattach apecs_ca = {
sizeof(struct apecs_softc), apecsmatch, apecsattach,
};
struct cfdriver apecs_cd = {
NULL, "apecs", DV_DULL,
};
int apecsprint __P((void *, const char *pnp));
/* There can be only one. */
int apecsfound;
struct apecs_config apecs_configuration;
int
apecsmatch(parent, match, aux)
struct device *parent;
#ifdef __BROKEN_INDIRECT_CONFIG
void *match;
#else
struct cfdata *match;
#endif
void *aux;
{
struct confargs *ca = aux;
/* Make sure that we're looking for an APECS. */
if (strcmp(ca->ca_name, apecs_cd.cd_name) != 0)
return (0);
if (apecsfound)
return (0);
return (1);
}
/*
* Set up the chipset's function pointers.
*/
void
apecs_init(acp, mallocsafe)
struct apecs_config *acp;
int mallocsafe;
{
acp->ac_comanche_pass2 =
(REGVAL(COMANCHE_ED) & COMANCHE_ED_PASS2) != 0;
acp->ac_memwidth =
(REGVAL(COMANCHE_GCR) & COMANCHE_GCR_WIDEMEM) != 0 ? 128 : 64;
acp->ac_epic_pass2 =
(REGVAL(EPIC_DCSR) & EPIC_DCSR_PASS2) != 0;
acp->ac_haxr1 = REGVAL(EPIC_HAXR1);
acp->ac_haxr2 = REGVAL(EPIC_HAXR2);
/*
* Can't set up SGMAP data here; can be called before malloc().
* XXX THIS COMMENT NO LONGER MAKES SENSE.
*/
if (!acp->ac_initted) {
/* don't do these twice since they set up extents */
acp->ac_iot = apecs_bus_io_init(acp);
acp->ac_memt = apecs_bus_mem_init(acp);
}
acp->ac_mallocsafe = mallocsafe;
apecs_pci_init(&acp->ac_pc, acp);
/* Turn off DMA window enables in PCI Base Reg 1. */
REGVAL(EPIC_PCI_BASE_1) = 0;
alpha_mb();
/* XXX SGMAP? */
/* XXX XXX BEGIN XXX XXX */
{ /* XXX */
extern vm_offset_t alpha_XXX_dmamap_or; /* XXX */
alpha_XXX_dmamap_or = 0x40000000; /* XXX */
} /* XXX */
/* XXX XXX END XXX XXX */
acp->ac_initted = 1;
}
void
apecsattach(parent, self, aux)
struct device *parent, *self;
void *aux;
{
struct apecs_softc *sc = (struct apecs_softc *)self;
struct apecs_config *acp;
struct pcibus_attach_args pba;
/* note that we've attached the chipset; can't have 2 APECSes. */
apecsfound = 1;
/*
* set up the chipset's info; done once at console init time
* (maybe), but doesn't hurt to do twice.
*/
acp = sc->sc_acp = &apecs_configuration;
apecs_init(acp, 1);
/* XXX SGMAP FOO */
printf(": DECchip %s Core Logic chipset\n",
acp->ac_memwidth == 128 ? "21072" : "21071");
printf("%s: DC21071-CA pass %d, %d-bit memory bus\n",
self->dv_xname, acp->ac_comanche_pass2 ? 2 : 1, acp->ac_memwidth);
printf("%s: DC21071-DA pass %d\n", self->dv_xname,
acp->ac_epic_pass2 ? 2 : 1);
/* XXX print bcache size */
if (!acp->ac_epic_pass2)
printf("WARNING: 21071-DA NOT PASS2... NO BETS...\n");
switch (hwrpb->rpb_type) {
#if defined(DEC_2100_A50)
case ST_DEC_2100_A50:
pci_2100_a50_pickintr(acp);
break;
#endif
default:
panic("apecsattach: shouldn't be here, really...");
}
pba.pba_busname = "pci";
pba.pba_iot = acp->ac_iot;
pba.pba_memt = acp->ac_memt;
pba.pba_pc = &acp->ac_pc;
pba.pba_bus = 0;
config_found(self, &pba, apecsprint);
}
int
apecsprint(aux, pnp)
void *aux;
const char *pnp;
{
register struct pcibus_attach_args *pba = aux;
/* only PCIs can attach to APECSes; easy. */
if (pnp)
printf("%s at %s", pba->pba_busname, pnp);
printf(" bus %d", pba->pba_bus);
return (UNCONF);
}
|
