blob: 2293e001d09f95af91c1addbfcb928e04188205e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
/* $OpenBSD: cia_bus_mem.c,v 1.4 1996/11/12 20:29:36 niklas Exp $ */
/* $NetBSD: cia_bus_mem.c,v 1.5 1996/08/27 16:29:26 cgd Exp $ */
/*
* Copyright (c) 1996 Carnegie-Mellon University.
* All rights reserved.
*
* Author: Chris G. Demetriou
*
* Permission to use, copy, modify and distribute this software and
* its documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
*
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
* FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
*
* Carnegie Mellon requests users of this software to return to
*
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
* School of Computer Science
* Carnegie Mellon University
* Pittsburgh PA 15213-3890
*
* any improvements or extensions that they make and grant Carnegie the
* rights to redistribute these changes.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/malloc.h>
#include <sys/syslog.h>
#include <sys/device.h>
#include <vm/vm.h>
#include <machine/bus.old.h>
#include <alpha/pci/ciareg.h>
#include <alpha/pci/ciavar.h>
#define CHIP cia
/* Dense region 1 */
#define CHIP_D_MEM_W1_START(v) 0x00000000
#define CHIP_D_MEM_W1_END(v) 0xffffffff
#define CHIP_D_MEM_W1_BASE(v) CIA_PCI_DENSE
#define CHIP_D_MEM_W1_MASK(v) 0xffffffff
/* Sparse region 1 */
#define CHIP_S_MEM_W1_START(v) \
HAE_MEM_REG1_START(((struct cia_config *)(v))->cc_hae_mem)
#define CHIP_S_MEM_W1_END(v) \
(CHIP_S_MEM_W1_START(v) + HAE_MEM_REG1_MASK)
#define CHIP_S_MEM_W1_BASE(v) \
CIA_PCI_SMEM1
#define CHIP_S_MEM_W1_MASK(v) \
HAE_MEM_REG1_MASK
/* Sparse region 2 */
#define CHIP_S_MEM_W2_START(v) \
HAE_MEM_REG2_START(((struct cia_config *)(v))->cc_hae_mem)
#define CHIP_S_MEM_W2_END(v) \
(CHIP_S_MEM_W2_START(v) + HAE_MEM_REG2_MASK)
#define CHIP_S_MEM_W2_BASE(v) \
CIA_PCI_SMEM2
#define CHIP_S_MEM_W2_MASK(v) \
HAE_MEM_REG2_MASK
/* Sparse region 3 */
#define CHIP_S_MEM_W3_START(v) \
HAE_MEM_REG3_START(((struct cia_config *)(v))->cc_hae_mem)
#define CHIP_S_MEM_W3_END(v) \
(CHIP_S_MEM_W3_START(v) + HAE_MEM_REG3_MASK)
#define CHIP_S_MEM_W3_BASE(v) \
CIA_PCI_SMEM3
#define CHIP_S_MEM_W3_MASK(v) \
HAE_MEM_REG3_MASK
#include "pcs_bus_mem_common.c"
|
