1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
|
/* $OpenBSD: tc_machdep.h,v 1.2 1996/07/29 23:02:31 niklas Exp $ */
/* $NetBSD: tc_machdep.h,v 1.1 1995/12/20 00:09:29 cgd Exp $ */
/*
* Copyright (c) 1994, 1995 Carnegie-Mellon University.
* All rights reserved.
*
* Author: Chris G. Demetriou
*
* Permission to use, copy, modify and distribute this software and
* its documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
*
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
* FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
*
* Carnegie Mellon requests users of this software to return to
*
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
* School of Computer Science
* Carnegie Mellon University
* Pittsburgh PA 15213-3890
*
* any improvements or extensions that they make and grant Carnegie the
* rights to redistribute these changes.
*/
/*
* Machine-specific definitions for TurboChannel support.
*
* This file must typedef the following types:
*
* tc_addr_t TurboChannel bus address
* tc_offset_t TurboChannel bus address difference (offset)
*
* This file must prototype or define the following functions
* or macros (one or more of which may be no-ops):
*
* tc_mb() read/write memory barrier (any CPU<->memory
* reads/writes before must complete before any
* CPU<->memory reads/writes after).
* tc_wmb() write memory barrier (any CPU<->memory writes
* before must complete before any CPU<->memory
* writes after).
* tc_syncbus() sync TC bus; make sure CPU writes are
* propagated across the TurboChannel bus.
* tc_badaddr() return non-zero if the given address is invalid.
* TC_DENSE_TO_SPARSE()
* convert the given physical address in
* TurboChannel dense space to the corresponding
* address in TurboChannel sparse space.
* TC_PHYS_TO_UNCACHED()
* convert the given system memory physical address
* to the physical address of the corresponding
* region that is not cached.
*/
typedef u_int64_t tc_addr_t;
typedef int32_t tc_offset_t;
#define tc_mb() wbflush()
#define tc_wmb() wbflush()
/*
* A junk address to read from, to make sure writes are complete. See
* System Programmer's Manual, section 9.3 (p. 9-4), and sacrifice a
* chicken.
*/
#define tc_syncbus() \
do { \
volatile u_int32_t no_optimize; \
no_optimize = \
*(volatile u_int32_t *)phystok0seg(0x00000001f0080220); \
} while (0)
#define tc_badaddr(tcaddr) \
badaddr((void *)(tcaddr), sizeof (u_int32_t))
#define TC_SPACE_IND 0xffffffffe0000003
#define TC_SPACE_DENSE 0x0000000000000000
#define TC_SPACE_DENSE_OFFSET 0x0000000007fffffc
#define TC_SPACE_SPARSE 0x0000000010000000
#define TC_SPACE_SPARSE_OFFSET 0x000000000ffffff8
#define TC_DENSE_TO_SPARSE(addr) \
(((addr) & TC_SPACE_IND) | TC_SPACE_SPARSE | \
(((addr) & TC_SPACE_DENSE_OFFSET) << 1))
#define TC_PHYS_TO_UNCACHED(addr) \
(addr)
|
