1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
|
/* $OpenBSD: clock.c,v 1.14 2002/01/24 20:31:08 miod Exp $ */
/* $NetBSD: clock.c,v 1.25 1997/01/02 20:59:42 is Exp $ */
/*
* Copyright (c) 1988 University of Utah.
* Copyright (c) 1982, 1990 The Regents of the University of California.
* All rights reserved.
*
* This code is derived from software contributed to Berkeley by
* the Systems Programming Group of the University of Utah Computer
* Science Department.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the University of
* California, Berkeley and its contributors.
* 4. Neither the name of the University nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* from: Utah $Hdr: clock.c 1.18 91/01/21$
*
* @(#)clock.c 7.6 (Berkeley) 5/7/91
*/
#include <sys/param.h>
#include <sys/kernel.h>
#include <sys/device.h>
#include <sys/systm.h>
#include <machine/psl.h>
#include <machine/cpu.h>
#include <machine/intr.h>
#include <amiga/amiga/device.h>
#include <amiga/amiga/custom.h>
#include <amiga/amiga/cia.h>
#ifdef DRACO
#include <amiga/amiga/drcustom.h>
#endif
#include <amiga/amiga/isr.h>
#include <amiga/dev/rtc.h>
#include <amiga/dev/zbusvar.h>
#if defined(PROF) && defined(PROFTIMER)
#include <sys/PROF.h>
#endif
/* the clocks run at NTSC: 715.909kHz or PAL: 709.379kHz.
We're using a 100 Hz clock. */
#define CLK_INTERVAL amiga_clk_interval
int amiga_clk_interval;
int eclockfreq;
struct CIA *clockcia;
#if defined(IPL_REMAP_1) || defined(IPL_REMAP_2)
/*
* The INT6 handler copies the clockframe from the stack in here as hardclock
* may be delayed by the IPL-remapping code. At that time the original stack
* location will no longer be valid.
*/
struct clockframe hardclock_frame;
#endif
/*
* Machine-dependent clock routines.
*
* Startrtclock restarts the real-time clock, which provides
* hardclock interrupts to kern_clock.c.
*
* Inittodr initializes the time of day hardware which provides
* date functions.
*
* Resettodr restores the time of day hardware after a time change.
*
* A note on the real-time clock:
* We actually load the clock with CLK_INTERVAL-1 instead of CLK_INTERVAL.
* This is because the counter decrements to zero after N+1 enabled clock
* periods where N is the value loaded into the counter.
*/
int clockmatch __P((struct device *, void *, void *));
void clockattach __P((struct device *, struct device *, void *));
void cpu_initclocks __P((void));
void calibrate_delay __P((struct device *));
int clockintr __P((void *));
struct cfattach clock_ca = {
sizeof(struct device), clockmatch, clockattach
};
struct cfdriver clock_cd = {
NULL, "clock", DV_DULL, NULL, 0 };
int
clockmatch(pdp, match, auxp)
struct device *pdp;
void *match, *auxp;
{
if (matchname("clock", auxp))
return(1);
return(0);
}
/*
* Start the real-time clock.
*/
void
clockattach(pdp, dp, auxp)
struct device *pdp, *dp;
void *auxp;
{
char *clockchip;
unsigned short interval;
#ifdef DRACO
u_char dracorev;
#endif
if (eclockfreq == 0)
eclockfreq = 715909; /* guess NTSC */
CLK_INTERVAL = (eclockfreq / 100);
#ifdef DRACO
dracorev = is_draco();
if (dracorev >= 4) {
CLK_INTERVAL = (eclockfreq / 700);
clockchip = "QuickLogic";
} else if (dracorev) {
clockcia = (struct CIA *)CIAAbase;
clockchip = "CIA A";
} else
#endif
{
clockcia = (struct CIA *)CIABbase;
clockchip = "CIA B";
}
if (dp)
printf(": %s system hz %d hardware hz %d\n", clockchip, hz,
#ifdef DRACO
dracorev >= 4 ? eclockfreq / 7 : eclockfreq);
#else
eclockfreq);
#endif
#ifdef DRACO
if (dracorev >= 4) {
/*
* can't preload anything beforehand, timer is free_running;
* but need this for delay calibration.
*/
draco_ioct->io_timerlo = CLK_INTERVAL & 0xff;
draco_ioct->io_timerhi = CLK_INTERVAL >> 8;
calibrate_delay(dp);
return;
}
#endif
/*
* stop timer A
*/
clockcia->cra = clockcia->cra & 0xc0;
clockcia->icr = 1 << 0; /* disable timer A interrupt */
interval = clockcia->icr; /* and make sure it's clear */
/*
* load interval into registers.
* the clocks run at NTSC: 715.909kHz or PAL: 709.379kHz
* supprort for PAL WHEN?!?! XXX
*/
interval = CLK_INTERVAL - 1;
/*
* order of setting is important !
*/
clockcia->talo = interval & 0xff;
clockcia->tahi = interval >> 8;
/*
* start timer A in continuous mode
*/
clockcia->cra = (clockcia->cra & 0xc0) | 1;
calibrate_delay(dp);
}
#if defined(IPL_REMAP_1) || defined(IPL_REMAP_2)
int
clockintr (arg)
void *arg;
{
/* Is it a timer A interrupt? */
if (ciab.icr & 1) {
hardclock(&hardclock_frame);
return 1;
}
return 0;
}
#endif
/*
* Calibrate delay loop.
* We use two iterations because we don't have enough bits to do a factor of
* 8 with better than 1%.
*
* XXX Note that we MUST stay below 1 tick if using clkread(), even for
* underestimated values of delaydivisor.
*
* XXX the "ns" below is only correct for a shift of 10 bits, and even then
* off by 2.4%
*/
void calibrate_delay(dp)
struct device *dp;
{
unsigned long t1, t2;
extern u_int32_t delaydivisor;
/* XXX this should be defined elsewhere */
if (dp)
printf("Calibrating delay loop... ");
do {
t1 = clkread();
delay(1024);
t2 = clkread();
} while (t2 <= t1);
t2 -= t1;
delaydivisor = (delaydivisor * t2 + 1023) >> 10;
#ifdef DIAGNOSTIC
if (dp)
printf("\ndiff %ld us, new divisor %u/1024 us\n", t2,
delaydivisor);
do {
t1 = clkread();
delay(1024);
t2 = clkread();
} while (t2 <= t1);
t2 -= t1;
delaydivisor = (delaydivisor * t2 + 1023) >> 10;
if (dp)
printf("diff %ld us, new divisor %u/1024 us\n", t2,
delaydivisor);
#endif
do {
t1 = clkread();
delay(1024);
t2 = clkread();
} while (t2 <= t1);
t2 -= t1;
delaydivisor = (delaydivisor * t2 + 1023) >> 10;
#ifdef DIAGNOSTIC
if (dp)
printf("diff %ld us, new divisor ", t2);
#endif
if (dp)
printf("%u/1024 us\n", delaydivisor);
}
void
cpu_initclocks()
{
#if defined(IPL_REMAP_1) || defined(IPL_REMAP_2)
static struct isr isr;
#endif
#ifdef DRACO
unsigned char dracorev;
dracorev = is_draco();
if (dracorev >= 4) {
draco_ioct->io_timerlo = CLK_INTERVAL & 0xFF;
draco_ioct->io_timerhi = CLK_INTERVAL >> 8;
draco_ioct->io_timerrst = 0; /* any value resets */
draco_ioct->io_status2 |= DRSTAT2_TMRINTENA;
return;
}
#endif
/*
* enable interrupts for timer A
*/
clockcia->icr = (1<<7) | (1<<0);
/*
* start timer A in continuous shot mode
*/
clockcia->cra = (clockcia->cra & 0xc0) | 1;
#if defined(IPL_REMAP_1) || defined(IPL_REMAP_2)
isr.isr_intr = clockintr;
isr.isr_ipl = 6;
isr.isr_mapped_ipl = IPL_CLOCK;
add_isr(&isr);
#else
/*
* and globally enable interrupts for ciab
*/
#ifdef DRACO
if (dracorev) /* we use cia a on DraCo */
*draco_intena |= DRIRQ_INT2;
else
#endif
custom.intena = INTF_SETCLR | INTF_EXTER;
#endif
}
void
setstatclockrate(hz)
int hz;
{
}
/*
* Returns number of usec since last recorded clock "tick"
* (i.e. clock interrupt).
*/
u_long
clkread()
{
u_int interval;
u_char hi, hi2, lo;
#ifdef DRACO
if (is_draco() >= 4) {
hi2 = draco_ioct->io_chiprev; /* latch timer */
hi = draco_ioct->io_timerhi;
lo = draco_ioct->io_timerlo;
interval = ((hi<<8) | lo);
if (interval > CLK_INTERVAL) /* timer underflow */
interval = 65536 + CLK_INTERVAL - interval;
else
interval = CLK_INTERVAL - interval;
} else
#endif
{
hi = clockcia->tahi;
lo = clockcia->talo;
hi2 = clockcia->tahi;
if (hi != hi2) {
lo = clockcia->talo;
hi = hi2;
}
interval = (CLK_INTERVAL - 1) - ((hi<<8) | lo);
/*
* should read ICR and if there's an int pending, adjust
* interval. However, since reading ICR clears the interrupt,
* we'd lose a hardclock int, and this is not tolerable.
*/
}
return((interval * tick) / CLK_INTERVAL);
}
#if notyet
/* implement this later. I'd suggest using both timers in CIA-A, they're
not yet used. */
#include "clock.h"
#if NCLOCK > 0
/*
* /dev/clock: mappable high resolution timer.
*
* This code implements a 32-bit recycling counter (with a 4 usec period)
* using timers 2 & 3 on the 6840 clock chip. The counter can be mapped
* RO into a user's address space to achieve low overhead (no system calls),
* high-precision timing.
*
* Note that timer 3 is also used for the high precision profiling timer
* (PROFTIMER code above). Care should be taken when both uses are
* configured as only a token effort is made to avoid conflicting use.
*/
#include <sys/proc.h>
#include <sys/resourcevar.h>
#include <sys/ioctl.h>
#include <sys/malloc.h>
#include <uvm/uvm_extern.h>
#include <amiga/amiga/clockioctl.h>
#include <sys/specdev.h>
#include <sys/vnode.h>
#include <sys/mman.h>
int clockon = 0; /* non-zero if high-res timer enabled */
#ifdef PROFTIMER
int profprocs = 0; /* # of procs using profiling timer */
#endif
#ifdef DEBUG
int clockdebug = 0;
#endif
/*ARGSUSED*/
clockopen(dev, flags)
dev_t dev;
{
#ifdef PROFTIMER
#ifdef PROF
/*
* Kernel profiling enabled, give up.
*/
if (profiling)
return(EBUSY);
#endif
/*
* If any user processes are profiling, give up.
*/
if (profprocs)
return(EBUSY);
#endif
if (!clockon) {
startclock();
clockon++;
}
return(0);
}
/*ARGSUSED*/
clockclose(dev, flags)
dev_t dev;
{
(void) clockunmmap(dev, (caddr_t)0, curproc); /* XXX */
stopclock();
clockon = 0;
return(0);
}
/*ARGSUSED*/
clockioctl(dev, cmd, data, flag, p)
dev_t dev;
u_long cmd;
caddr_t data;
struct proc *p;
{
int error = 0;
switch (cmd) {
case CLOCKMAP:
error = clockmmap(dev, (caddr_t *)data, p);
break;
case CLOCKUNMAP:
error = clockunmmap(dev, *(caddr_t *)data, p);
break;
case CLOCKGETRES:
*(int *)data = CLK_RESOLUTION;
break;
default:
error = EINVAL;
break;
}
return(error);
}
/*ARGSUSED*/
clockmap(dev, off, prot)
dev_t dev;
{
return((off + (INTIOBASE+CLKBASE+CLKSR-1)) >> PGSHIFT);
}
clockmmap(dev, addrp, p)
dev_t dev;
caddr_t *addrp;
struct proc *p;
{
int error;
struct vnode vn;
struct specinfo si;
int flags;
flags = MAP_FILE|MAP_SHARED;
if (*addrp)
flags |= MAP_FIXED;
else
*addrp = (caddr_t)0x1000000; /* XXX */
vn.v_type = VCHR; /* XXX */
vn.v_specinfo = &si; /* XXX */
vn.v_rdev = dev; /* XXX */
error = vm_mmap(&p->p_vmspace->vm_map, (vm_offset_t *)addrp,
PAGE_SIZE, VM_PROT_ALL, flags, (caddr_t)&vn, 0);
return(error);
}
clockunmmap(dev, addr, p)
dev_t dev;
caddr_t addr;
struct proc *p;
{
int rv;
if (addr == 0)
return(EINVAL); /* XXX: how do we deal with this? */
rv = vm_deallocate(p->p_vmspace->vm_map, (vm_offset_t)addr, PAGE_SIZE);
return(rv == KERN_SUCCESS ? 0 : EINVAL);
}
startclock()
{
register struct clkreg *clk = (struct clkreg *)clkstd[0];
clk->clk_msb2 = -1; clk->clk_lsb2 = -1;
clk->clk_msb3 = -1; clk->clk_lsb3 = -1;
clk->clk_cr2 = CLK_CR3;
clk->clk_cr3 = CLK_OENAB|CLK_8BIT;
clk->clk_cr2 = CLK_CR1;
clk->clk_cr1 = CLK_IENAB;
}
stopclock()
{
register struct clkreg *clk = (struct clkreg *)clkstd[0];
clk->clk_cr2 = CLK_CR3;
clk->clk_cr3 = 0;
clk->clk_cr2 = CLK_CR1;
clk->clk_cr1 = CLK_IENAB;
}
#endif
#endif
#ifdef PROFTIMER
/*
* This code allows the amiga kernel to use one of the extra timers on
* the clock chip for profiling, instead of the regular system timer.
* The advantage of this is that the profiling timer can be turned up to
* a higher interrupt rate, giving finer resolution timing. The profclock
* routine is called from the lev6intr in locore, and is a specialized
* routine that calls addupc_task. The overhead then is far less than if
* hardclock/softclock was called. Further, the context switch code in
* locore has been changed to turn the profile clock on/off when switching
* into/out of a process that is profiling (startprofclock/stopprofclock).
* This reduces the impact of the profiling clock on other users, and might
* possibly increase the accuracy of the profiling.
*/
int profint = PRF_INTERVAL; /* Clock ticks between interrupts */
int profscale = 0; /* Scale factor from sys clock to prof clock */
char profon = 0; /* Is profiling clock on? */
/* profon values - do not change, locore.s assumes these values */
#define PRF_NONE 0x00
#define PRF_USER 0x01
#define PRF_KERNEL 0x80
initprofclock()
{
#if NCLOCK > 0
struct proc *p = curproc; /* XXX */
/*
* If the high-res timer is running, force profiling off.
* Unfortunately, this gets reflected back to the user not as
* an error but as a lack of results.
*/
if (clockon) {
p->p_stats->p_prof.pr_scale = 0;
return;
}
/*
* Keep track of the number of user processes that are profiling
* by checking the scale value.
*
* XXX: this all assumes that the profiling code is well behaved;
* i.e. profil() is called once per process with pcscale non-zero
* to turn it on, and once with pcscale zero to turn it off.
* Also assumes you don't do any forks or execs. Oh well, there
* is always adb...
*/
if (p->p_stats->p_prof.pr_scale)
profprocs++;
else
profprocs--;
#endif
/*
* The profile interrupt interval must be an even divisor
* of the CLK_INTERVAL so that scaling from a system clock
* tick to a profile clock tick is possible using integer math.
*/
if (profint > CLK_INTERVAL || (CLK_INTERVAL % profint) != 0)
profint = CLK_INTERVAL;
profscale = CLK_INTERVAL / profint;
}
startprofclock()
{
unsigned short interval;
/* stop timer B */
clockcia->crb = clockcia->crb & 0xc0;
/* load interval into registers.
the clocks run at NTSC: 715.909kHz or PAL: 709.379kHz */
interval = profint - 1;
/* order of setting is important ! */
clockcia->tblo = interval & 0xff;
clockcia->tbhi = interval >> 8;
/* enable interrupts for timer B */
clockcia->icr = (1<<7) | (1<<1);
/* start timer B in continuous shot mode */
clockcia->crb = (clockcia->crb & 0xc0) | 1;
}
stopprofclock()
{
/* stop timer B */
clockcia->crb = clockcia->crb & 0xc0;
}
#ifdef PROF
/*
* profclock() is expanded in line in lev6intr() unless profiling kernel.
* Assumes it is called with clock interrupts blocked.
*/
profclock(pc, ps)
caddr_t pc;
int ps;
{
/*
* Came from user mode.
* If this process is being profiled record the tick.
*/
if (USERMODE(ps)) {
if (p->p_stats.p_prof.pr_scale)
addupc_task(&curproc, pc, 1);
}
/*
* Came from kernel (supervisor) mode.
* If we are profiling the kernel, record the tick.
*/
else if (profiling < 2) {
register int s = pc - s_lowpc;
if (s < s_textsize)
kcount[s / (HISTFRACTION * sizeof (*kcount))]++;
}
/*
* Kernel profiling was on but has been disabled.
* Mark as no longer profiling kernel and if all profiling done,
* disable the clock.
*/
if (profiling && (profon & PRF_KERNEL)) {
profon &= ~PRF_KERNEL;
if (profon == PRF_NONE)
stopprofclock();
}
}
#endif
#endif
/*
* Initialize the time of day register, based on the time base which is, e.g.
* from a filesystem.
*/
void
inittodr(base)
time_t base;
{
time_t timbuf = base; /* assume no battery clock exists */
if (gettod == NULL)
printf("WARNING: no battery clock\n");
else
timbuf = gettod();
if (timbuf < base) {
printf("WARNING: bad date in battery clock\n");
timbuf = base;
}
/* Battery clock does not store usec's, so forget about it. */
time.tv_sec = timbuf;
}
void
resettodr()
{
if (settod && settod(time.tv_sec) == 0)
printf("Cannot set battery backed clock\n");
}
|