blob: 185016060f2fbc86480061928fffec6b2dcca702 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
/* $NetBSD: isadmareg.h,v 1.4 1995/06/28 04:31:48 cgd Exp $ */
#include <dev/ic/i8237reg.h>
#define DMA_NREG 16
/*
* Register definitions for DMA controller 1 (channels 0..3):
*/
#define DMA1_CHN(c) (1*(2*(c))) /* addr reg for channel c */
#define DMA1_SR (1*8) /* status register */
#define DMA1_SMSK (1*10) /* single mask register */
#define DMA1_MODE (1*11) /* mode register */
#define DMA1_FFC (1*12) /* clear first/last FF */
/*
* Register definitions for DMA controller 2 (channels 4..7):
*/
#define DMA2_CHN(c) (2*(2*(c))) /* addr reg for channel c */
#define DMA2_SR (2*8) /* status register */
#define DMA2_SMSK (2*10) /* single mask register */
#define DMA2_MODE (2*11) /* mode register */
#define DMA2_FFC (2*12) /* clear first/last FF */
|
