blob: 9311305c2cfd68bd000f04db231f93e4ad2ce21c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
/* $OpenBSD: pxapcicvar.h,v 1.4 2005/01/18 16:26:36 drahn Exp $ */
struct pxapcic_socket {
struct pxapcic_softc *sc;
int socket; /* socket number */
struct device *pcmcia;
struct proc *event_thread;
bus_space_handle_t scooph;
int flags;
int power_capability;
int irqpin;
void *irq;
void *pcictag_cookie; /* opaque data for pcictag functions */
};
/* event */
#define PXAPCIC_EVENT_INSERTION 0
#define PXAPCIC_EVENT_REMOVAL 1
/* laststatus */
#define PXAPCIC_FLAG_CARDD 0
#define PXAPCIC_FLAG_CARDP 1
struct pxapcic_tag {
int (*read)(struct pxapcic_socket *, int);
void (*write)(struct pxapcic_socket *, int, int);
void (*set_power)(struct pxapcic_socket *, int);
void (*clear_intr)(int);
void *(*intr_establish)(struct pxapcic_socket *, int,
int (*)(void *), void *);
void (*intr_disestablish)(struct pxapcic_socket *, void *);
};
struct pxapcic_softc {
struct device sc_dev;
struct pxapcic_socket sc_socket[2];
bus_space_tag_t sc_iot;
void *sc_irq;
int sc_shutdown;
int sc_nslots;
int sc_irqpin[2];
int sc_irqcfpin[2];
};
#define SCOOP_REG_MCR 0x00
#define SCOOP_REG_CDR 0x04
#define SCOOP_REG_CSR 0x08
#define SCOOP_REG_CPR 0x0C
#define SCOOP_REG_CCR 0x10
#define SCOOP_REG_IRR 0x14
#define SCOOP_REG_IRM 0x14
#define SCOOP_REG_IMR 0x18
#define SCOOP_REG_ISR 0x1C
#define SCOOP_REG_GPCR 0x20
#define SCOOP_REG_GPWR 0x24
#define SCOOP_REG_GPRR 0x28
#define SCP_CDR_DETECT 0x0002
#define SCP_CSR_READY 0x0002
#define SCP_CSR_MISSING 0x0004
#define SCP_CSR_WPROT 0x0008
#define SCP_CSR_BVD1 0x0010
#define SCP_CSR_BVD2 0x0020
#define SCP_CSR_3V 0x0040
#define SCP_CSR_PWR 0x0080
#define SCP_CPR_OFF 0x0000
#define SCP_CPR_3V 0x0001
#define SCP_CPR_5V 0x0002
#define SCP_CPR_PWR 0x0080
#define SCP_MCR_IOCARD 0x0010
#define SCP_CCR_RESET 0x0080
#define SCP_IMR_READY 0x0002
#define SCP_IMR_DETECT 0x0004
#define SCP_IMR_WRPROT 0x0008
#define SCP_IMR_STSCHG 0x0010
#define SCP_IMR_BATWARN 0x0020
#define SCP_IMR_UNKN0 0x0040
#define SCP_IMR_UNKN1 0x0080
|
