summaryrefslogtreecommitdiff
path: root/sys/arch/arm32/mainbus/iic_asm.S
blob: 10ceb8a0238a51517db355715d4f9e04c76ac6dd (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
/* $NetBSD: iic_asm.S,v 1.1 1996/04/19 19:49:04 mark Exp $ */

/*
 * Copyright (c) 1994-1996 Mark Brinicombe.
 * Copyright (c) 1994 Brini.
 * All rights reserved.
 *
 * This code is derived from software written for Brini by Mark Brinicombe
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by Mark Brinicombe.
 * 4. The name of the company nor the name of the author may be used to
 *    endorse or promote products derived from this software without specific
 *    prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY BRINI ``AS IS'' AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL BRINI OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * RiscBSD kernel project
 *
 * iic.s
 *
 * Low level routines to with IIC devices
 *
 * Created      : 13/10/94
 *
 * Based of kate/display/iic.s
 */

#include <machine/cpu.h>
#include <machine/iomd.h>

#define IIC_BITDELAY 10

sp	.req	r13
lr	.req	r14
pc	.req	r15

.text

	.global	_iic_set_state

_iic_set_state:
/*
 * Parameters
 *   r0 - IIC data bit
 *   r1 - IIC clock bit
 */

/* Store temporary register */
/*	stmfd	sp!, {r4}*/

/*
 * Mask the data and clock bits
 * Since these routines are only called from iiccontrol.c this is not
 * really needed
 */
	and	r0, r0, #0x00000001
	and	r1, r1, #0x00000001

/* Get address of IOMD control register */

	mov	r2, #(IOMD_BASE)

/* Get the current CPSR */
/*	mrs     r4, cpsr_all
	orr	r3, r4, #(I32_bit | F32_bit)
	msr	cpsr_all, r3
*/

	IRQdisable
 
/* Get current value of control register */

	ldrb	r3, [r2, #(IOMD_IOCR - IOMD_BASE)]

/* Preserve non-IIC bits */

	bic	r3, r3, #0x00000003
	orr	r3, r3, #0x000000c0

/* Set the IIC clock and data bits */

	orr	r3, r3, r0
	orr	r3, r3, r1, lsl #1

/* Store the new value of control register */

	strb	r3, [r2, #(IOMD_IOCR - IOMD_BASE)]

/* Restore CPSR state */
/*	msr     cpsr_all, r4 */

	IRQenable

/* Restore temporary register */
/*	ldmfd	sp!, {r4} */

/* Pause a bit */

	mov	r0, #(IIC_BITDELAY)

/* Exit via iic_delay routine */
	b	_iic_delay


	.global	_iic_set_state_and_ack

_iic_set_state_and_ack:
/*
 * Parameters
 *  r0 - IIC data bit
 *  r1 - IIC clock bit
 */
/* Store temporary register */
/*	stmfd	sp!, {r4} */

/*
 * Mask the data and clock bits
 * Since these routines are only called from iiccontrol.c this is not
 * really needed
 */

	and	r0, r0, #0x00000001
	and	r1, r1, #0x00000001

/* Get address of IOMD control register */

	mov	r2, #(IOMD_BASE)

/* Get the current CPSR */
/*	mrs     r4, cpsr_all
	orr	r3, r4, #(I32_bit | F32_bit)
	msr	cpsr_all, r3
*/
	IRQdisable

/* Get current value of control register */

	ldrb	r3, [r2, #(IOMD_IOCR - IOMD_BASE)]

/* Preserve non-IIC bits */

	bic	r3, r3, #0x00000003
	orr	r3, r3, #0x000000c0

/* Set the IIC clock and data bits */

	orr	r3, r3, r0
	orr	r3, r3, r1, lsl #1

/* Store the new value of control register */

	strb	r3, [r2, #(IOMD_IOCR - IOMD_BASE)]

iic_set_state_and_ack_loop:
	ldrb	r3, [r2, #(IOMD_IOCR - IOMD_BASE)]
	tst	r3, #0x00000002
	beq	iic_set_state_and_ack_loop

/* Restore CPSR state */
/*	msr     cpsr_all, r4 */

	IRQenable

/* Restore temporary register */
/*	ldmfd	sp!, {r4} */

/* Pause a bit */

	mov	r0, #(IIC_BITDELAY)

/* Exit via iic_delay routine */
	b	_iic_delay


	.global	_iic_delay

_iic_delay:
/*
 * Parameters
 *   r0 - time to wait
 */

/* Load address of IOMD */

	mov	r2, #(IOMD_BASE)

/* Latch current value of timer 1 */

	strb	r2, [r2, #(IOMD_T0LATCH - IOMD_BASE)]

/* Get the latched value */

	ldrb	r1, [r2, #(IOMD_T0LOW - IOMD_BASE)]

/* Loop until timer reaches end value */

iic_delay_loop:

/* Latch the current value of timer1 */

	strb	r2, [r2, #(IOMD_T0LATCH - IOMD_BASE)]

/* Get the latched value */

	ldrb	r3, [r2, #(IOMD_T0LOW - IOMD_BASE)]

/*  Loop until timer reached expected value */

	teq	r3, r1
	movne	r1, r3
	beq	iic_delay_loop

	subs	r0, r0, #0x00000001
	bne	iic_delay_loop

/* Exit */
	mov	pc, lr

/* End of iic_asm.S */