1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
|
/* $OpenBSD: smmu_fdt.c,v 1.7 2024/07/02 19:41:52 patrick Exp $ */
/*
* Copyright (c) 2021 Patrick Wildt <patrick@blueri.se>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/pool.h>
#include <machine/bus.h>
#include <machine/fdt.h>
#include <machine/intr.h>
#include <dev/ofw/openfirm.h>
#include <dev/ofw/ofw_misc.h>
#include <dev/ofw/fdt.h>
#include <dev/pci/pcivar.h>
#include <arm64/dev/smmuvar.h>
#include <arm64/dev/smmureg.h>
struct smmu_fdt_softc {
struct smmu_softc sc_smmu;
struct iommu_device sc_id;
};
int smmu_fdt_match(struct device *, void *, void *);
void smmu_fdt_attach(struct device *, struct device *, void *);
bus_dma_tag_t smmu_fdt_map(void *, uint32_t *, bus_dma_tag_t);
void smmu_fdt_reserve(void *, uint32_t *, bus_addr_t, bus_size_t);
const struct cfattach smmu_fdt_ca = {
sizeof(struct smmu_fdt_softc), smmu_fdt_match, smmu_fdt_attach
};
int
smmu_fdt_match(struct device *parent, void *match, void *aux)
{
struct fdt_attach_args *faa = aux;
return (OF_is_compatible(faa->fa_node, "arm,smmu-v2") ||
OF_is_compatible(faa->fa_node, "arm,mmu-500"));
}
void
smmu_fdt_attach(struct device *parent, struct device *self, void *aux)
{
struct smmu_fdt_softc *fsc = (struct smmu_fdt_softc *)self;
struct smmu_softc *sc = &fsc->sc_smmu;
struct fdt_attach_args *faa = aux;
uint32_t ngirq;
int i;
if (faa->fa_nreg < 1) {
printf(": no registers\n");
return;
}
sc->sc_dmat = faa->fa_dmat;
sc->sc_iot = faa->fa_iot;
if (bus_space_map(sc->sc_iot, faa->fa_reg[0].addr,
faa->fa_reg[0].size, 0, &sc->sc_ioh)) {
printf(": can't map registers\n");
return;
}
if (OF_is_compatible(faa->fa_node, "arm,mmu-500"))
sc->sc_is_mmu500 = 1;
if (OF_is_compatible(faa->fa_node, "marvell,ap806-smmu-500"))
sc->sc_is_ap806 = 1;
if (OF_is_compatible(faa->fa_node, "qcom,sc8280xp-smmu-500") ||
OF_is_compatible(faa->fa_node, "qcom,x1e80100-smmu-500"))
sc->sc_is_qcom = 1;
if (OF_getproplen(faa->fa_node, "dma-coherent") == 0)
sc->sc_coherent = 1;
if (sc->sc_is_qcom) {
printf(": disabled\n");
return;
}
if (smmu_attach(sc) != 0)
return;
ngirq = OF_getpropint(faa->fa_node, "#global-interrupts", 1);
for (i = 0; i < ngirq; i++) {
fdt_intr_establish_idx(faa->fa_node, i, IPL_TTY,
smmu_global_irq, sc, sc->sc_dev.dv_xname);
}
for (i = ngirq; ; i++) {
struct smmu_cb_irq *cbi = malloc(sizeof(*cbi),
M_DEVBUF, M_WAITOK);
cbi->cbi_sc = sc;
cbi->cbi_idx = i - ngirq;
if (fdt_intr_establish_idx(faa->fa_node, i, IPL_TTY,
smmu_context_irq, cbi, sc->sc_dev.dv_xname) == NULL) {
free(cbi, M_DEVBUF, sizeof(*cbi));
break;
}
}
fsc->sc_id.id_node = faa->fa_node;
fsc->sc_id.id_cookie = fsc;
fsc->sc_id.id_map = smmu_fdt_map;
fsc->sc_id.id_reserve = smmu_fdt_reserve;
iommu_device_register(&fsc->sc_id);
}
bus_dma_tag_t
smmu_fdt_map(void *cookie, uint32_t *cells, bus_dma_tag_t dmat)
{
struct smmu_fdt_softc *fsc = (struct smmu_fdt_softc *)cookie;
struct smmu_softc *sc = &fsc->sc_smmu;
return smmu_device_map(sc, cells[0], dmat);
}
void
smmu_fdt_reserve(void *cookie, uint32_t *cells, bus_addr_t addr,
bus_size_t size)
{
struct smmu_fdt_softc *fsc = (struct smmu_fdt_softc *)cookie;
struct smmu_softc *sc = &fsc->sc_smmu;
return smmu_reserve_region(sc, cells[0], addr, size);
}
|