1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
|
/* $OpenBSD: sxiehci.c,v 1.2 2013/10/23 18:01:52 jasper Exp $ */
/*
* Copyright (c) 2005 David Gwynne <dlg@openbsd.org>
*
* Permission to use, copy, modify, and distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
/*-
* Copyright (c) 2011
* Ben Gray <ben.r.gray@gmail.com>.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/kernel.h>
#include <sys/rwlock.h>
#include <sys/timeout.h>
#include <machine/intr.h>
#include <machine/bus.h>
#include <dev/usb/usb.h>
#include <dev/usb/usbdi.h>
#include <dev/usb/usbdivar.h>
#include <dev/usb/usb_mem.h>
#include <armv7/sunxi/sunxivar.h>
#include <armv7/sunxi/sxiccmuvar.h>
#include <armv7/sunxi/sxipiovar.h>
#include <dev/usb/ehcireg.h>
#include <dev/usb/ehcivar.h>
#define EHCI_HC_DEVSTR "Sunxi Integrated USB 2.0 controller"
#define USB_PMU_IRQ_ENABLE 0x800
#define SDRAM_REG_HPCR_USB1 (0x250 + ((1 << 2) * 4))
#define SDRAM_REG_HPCR_USB2 (0x250 + ((1 << 2) * 5))
#define SDRAM_BP_HPCR_ACCESS (1 << 0)
#define ULPI_BYPASS (1 << 0)
#define AHB_INCRX_ALIGN (1 << 8)
#define AHB_INCR4 (1 << 9)
#define AHB_INCR8 (1 << 10)
void sxiehci_attach(struct device *, struct device *, void *);
int sxiehci_detach(struct device *, int);
int sxiehci_activate(struct device *, int);
struct sxiehci_softc {
struct ehci_softc sc;
void *sc_ih;
};
int sxiehci_init(struct sxiehci_softc *, int);
struct cfattach sxiehci_ca = {
sizeof (struct sxiehci_softc), NULL, sxiehci_attach,
sxiehci_detach, sxiehci_activate
};
/* XXX
* given the nature of SoCs, i think this should just panic on failure,
* instead of disestablishing interrupt and unmapping space etc..
*/
void
sxiehci_attach(struct device *parent, struct device *self, void *aux)
{
struct sxiehci_softc *sc = (struct sxiehci_softc *)self;
struct sxi_attach_args *sxi = aux;
usbd_status r;
char *devname = sc->sc.sc_bus.bdev.dv_xname;
sc->sc.iot = sxi->sxi_iot;
sc->sc.sc_bus.dmatag = sxi->sxi_dmat;
sc->sc.sc_size = sxi->sxi_dev->mem[0].size;
if (bus_space_map(sc->sc.iot, sxi->sxi_dev->mem[0].addr,
sxi->sxi_dev->mem[0].size, 0, &sc->sc.ioh)) {
printf(": cannot map mem space\n");
goto out;
}
printf("\n");
if (sxiehci_init(sc, self->dv_unit))
return;
/* Disable interrupts, so we don't get any spurious ones. */
sc->sc.sc_offs = EREAD1(&sc->sc, EHCI_CAPLENGTH);
EOWRITE2(&sc->sc, EHCI_USBINTR, 0);
sc->sc_ih = arm_intr_establish(sxi->sxi_dev->irq[0], IPL_USB,
ehci_intr, &sc->sc, devname);
if (sc->sc_ih == NULL) {
printf(": unable to establish interrupt\n");
printf("XXX - disable ehci");
#if 0
sxiccmu_disable(CCMU_EHCI+unit?);
#endif
goto mem0;
}
strlcpy(sc->sc.sc_vendor, "Allwinner", sizeof(sc->sc.sc_vendor));
r = ehci_init(&sc->sc);
if (r != USBD_NORMAL_COMPLETION) {
printf("%s: init failed, error=%d\n", devname, r);
printf("XXX - disable ehci");
#if 0
sxiccmu_disable(CCMU_EHCI+unit?);
#endif
goto intr;
}
sc->sc.sc_child = config_found((void *)sc, &sc->sc.sc_bus,
usbctlprint);
goto out;
intr:
arm_intr_disestablish(sc->sc_ih);
sc->sc_ih = NULL;
mem0:
bus_space_unmap(sc->sc.iot, sc->sc.ioh, sc->sc.sc_size);
sc->sc.sc_size = 0;
out:
return;
}
int
sxiehci_init(struct sxiehci_softc *sc, int unit)
{
uint32_t r, val;
int pin, mod;
if (unit > 1)
panic("sxiehci_init: unit >1 %d", unit);
else if (unit == 0) {
pin = SXIPIO_USB1_PWR;
r = SDRAM_REG_HPCR_USB1;
mod = CCMU_EHCI0;
} else {
pin = SXIPIO_USB2_PWR;
r = SDRAM_REG_HPCR_USB2;
mod = CCMU_EHCI1;
}
sxiccmu_enablemodule(mod);
/* power up */
sxipio_setcfg(pin, SXIPIO_OUTPUT);
sxipio_setpin(pin);
val = bus_space_read_4(sc->sc.iot, sc->sc.ioh, USB_PMU_IRQ_ENABLE);
val |= AHB_INCR8; /* AHB INCR8 enable */
val |= AHB_INCR4; /* AHB burst type INCR4 enable */
val |= AHB_INCRX_ALIGN; /* AHB INCRX align enable */
val |= ULPI_BYPASS; /* ULPI bypass enable */
bus_space_write_4(sc->sc.iot, sc->sc.ioh, USB_PMU_IRQ_ENABLE, val);
val = bus_space_read_4(sc->sc.iot, sc->sc.ioh, r);
val |= SDRAM_BP_HPCR_ACCESS;
bus_space_write_4(sc->sc.iot, sc->sc.ioh, r, val);
return (0);
}
int
sxiehci_detach(struct device *self, int flags)
{
struct sxiehci_softc *sc = (struct sxiehci_softc *)self;
int rv;
rv = ehci_detach(&sc->sc, flags);
if (rv)
return (rv);
if (sc->sc_ih != NULL) {
arm_intr_disestablish(sc->sc_ih);
sc->sc_ih = NULL;
}
if (sc->sc.sc_size) {
bus_space_unmap(sc->sc.iot, sc->sc.ioh, sc->sc.sc_size);
sc->sc.sc_size = 0;
}
/* XXX */
#if 0
sxiccmu_disable(CCMU_EHCI+unit?);
sxipio_clrpin(pin);
#endif
return (0);
}
int
sxiehci_activate(struct device *self, int act)
{
struct sxiehci_softc *sc = (struct sxiehci_softc *)self;
switch (act) {
case DVACT_SUSPEND:
sc->sc.sc_bus.use_polling++;
/* FIXME */
sc->sc.sc_bus.use_polling--;
break;
case DVACT_RESUME:
sc->sc.sc_bus.use_polling++;
/* FIXME */
sc->sc.sc_bus.use_polling--;
break;
case DVACT_POWERDOWN:
ehci_reset(&sc->sc);
break;
}
return 0;
}
|
