summaryrefslogtreecommitdiff
path: root/sys/arch/hp300/dev/gboxreg.h
blob: f1d35c5fb24b1266e4f41788246c1b619966bd43 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
/*	$OpenBSD: gboxreg.h,v 1.1 2005/01/14 22:39:25 miod Exp $	*/
/*	$NetBSD: grf_gbreg.h,v 1.4 1994/10/26 07:23:53 cgd Exp $	*/

/*
 * Copyright (c) 1988 University of Utah.
 * Copyright (c) 1990, 1993
 *	The Regents of the University of California.  All rights reserved.
 *
 * This code is derived from software contributed to Berkeley by
 * the Systems Programming Group of the University of Utah Computer
 * Science Department.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the University nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * from: Utah $Hdr: grf_gbreg.h 1.11 92/01/21$
 *
 *	@(#)grf_gbreg.h	8.1 (Berkeley) 6/10/93
 */

/*
 * Gatorbox driver regs
 */

#define TILER_ENABLE		0x80
#define LINE_MOVER_ENABLE	0x80
#define UP_LEFT			0x00
#define DOWN_RIGHT		0x40
#define MOVE_UP_LEFT		(TILER_ENABLE | UP_LEFT)
#define MOVE_DOWN_RIGHT		(TILER_ENABLE | DOWN_RIGHT)

#define tile_mover_waitbusy(regaddr)					\
do {									\
	while (((struct gboxfb *)(regaddr))->sec_interrupt & 0x10)	\
		DELAY(1);						\
} while (0)

#define line_mover_waitbusy(regaddr)					\
do {									\
	while ((((struct gboxfb *)(regaddr))->status & 0x80) == 0)	\
		DELAY(1);						\
} while (0)

#define gbcm_waitbusy(regaddr)						\
do {									\
	while (((struct gboxfb *)(regaddr))->cmap_busy != 0xff)		\
		DELAY(1);						\
} while (0)

struct gboxfb {
	u_int8_t :8;
	u_int8_t reset;			/* reset register		0x01 */
	u_int8_t sec_interrupt;		/* Secondary interrupt register 0x03 */
	u_int8_t interrupt;		/* interrupt register		0x03 */
	u_int8_t :8;
	u_int8_t fbwmsb;		/* frame buffer width MSB	0x05 */
	u_int8_t :8;
	u_int8_t fbwlsb;		/* frame buffer width MSB	0x07 */
	u_int8_t :8;
	u_int8_t fbhmsb;		/* frame buffer height MSB	0x09 */
	u_int8_t :8;
	u_int8_t fbhlsb;		/* frame buffer height MSB	0x0b */
	u_int8_t :8;
	u_int8_t dwmsb;			/* display width MSB		0x0d */
	u_int8_t :8;
	u_int8_t dwlsb;			/* display width MSB		0x0f */
	u_int8_t :8;
	u_int8_t dhmsb;			/* display height MSB		0x11 */
	u_int8_t :8;
	u_int8_t dhlsb;			/* display height MSB		0x13 */
	u_int8_t :8;
	u_int8_t fbid;			/* Scondary frame buffer id	0x15 */
	u_int8_t f1[0x5d-0x15-1];
	u_int8_t fbomsb;		/* frame buffer offset MSB	0x5d */
	u_int8_t :8;
	u_int8_t fbolsb;		/* frame buffer offset LSB	0x5f */
	u_int8_t f2[0x4000-0x5f-1];
	u_int8_t crtc_address;		/* CTR controller address reg 0x4000 */
	u_int8_t status;		/* Status register	      0x4001 */
	u_int8_t crtc_data;		/* CTR controller data reg    0x4002 */
	u_int8_t f3[6];
	u_int8_t line_mover_rep_rule;	/* Line move rep rule		     */
	u_int8_t :8, :8;
	u_int8_t line_mover_width;	/* Line move width		     */
	u_int8_t f4[0xff3];
	u_int8_t width;			/* width in tiles	      0x5001 */
	u_int8_t :8;
	u_int8_t height;		/* height in tiles	      0x5003 */
	u_int8_t f5[3];
	u_int8_t rep_rule;		/* replacement rule	      0x5007 */
	u_int8_t f6[0x6001-0x5007-1];
	u_int8_t blink1;		/* blink 1		      0x6001 */
	u_int8_t f7[3];
	u_int8_t blink2;		/* blink 2		      0x6005 */
	u_int8_t f8[3];
	u_int8_t write_protect;		/* write protect	      0x6009 */
	u_int8_t f9[0x6803-0x6009-1];
	u_int8_t cmap_busy;		/* color map busy	      0x6803 */
	u_int8_t f10[0x68b9-0x6803-1];
	u_int8_t creg_select;		/* color map register select  0x68b8 */
	u_int8_t f11[0x68f1-0x68b9-1];
	u_int8_t cmap_write;		/* color map write trigger    0x68f1 */
	u_int8_t f12[0x69b3-0x68f1-1];
	u_int8_t cmap_red;		/* red value register	      0x69b3 */
	u_int8_t :8;
	u_int8_t cmap_grn;		/* green value register	      0x69b5 */
	u_int8_t :8;
	u_int8_t cmap_blu;		/* blue value register	      0x69b6 */
};