1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
|
/* $OpenBSD: srt0.S,v 1.3 1998/08/29 01:54:25 mickey Exp $ */
/*
* Copyright 1996 1995 by Open Software Foundation, Inc.
* All Rights Reserved
*
* Permission to use, copy, modify, and distribute this software and
* its documentation for any purpose and without fee is hereby granted,
* provided that the above copyright notice appears in all copies and
* that both the copyright notice and this permission notice appear in
* supporting documentation.
*
* OSF DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE
* INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE.
*
* IN NO EVENT SHALL OSF BE LIABLE FOR ANY SPECIAL, INDIRECT, OR
* CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM
* LOSS OF USE, DATA OR PROFITS, WHETHER IN ACTION OF CONTRACT,
* NEGLIGENCE, OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION
* WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
*/
;
; Copyright (c) 1990 mt Xinu, Inc. All rights reserved.
; Copyright (c) 1990 University of Utah. All rights reserved.
;
; This file may be freely distributed in any form as long as
; this copyright notice is included.
; THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY EXPRESS OR
; IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED
; WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
;
; Utah $Hdr: srt0.c 1.3 94/12/13$
;
#define _LOCORE
#include <machine/iomod.h>
#include <machine/asm.h>
/*
*/
ENTRY(begin)
blr %r0,%r5 ; Get address of 'boff' into 'r5',
ldo begin-boff(%r5),%r5 ; and subtract to get 'begin'.
boff
ldil L%RELOC,%r4
ldo R%RELOC(%r4),%r4
ldo start-begin(%r4),%rp
ldil L%edata,%r3
ldo R%edata(%r3),%r3 ; Get address of edata.
ldil L%begin,%r1
ldo R%begin(%r1),%r1 ; Get address of begin
sub %r3,%r1,%r3 ; Subtract to get # to bytes to copy
copyloop ; do
ldwm 4(%r5),%r1 ; *r4++ = *r5++;
addib,>= -4,%r3,copyloop ; while (--r3 >= 0);
stwm %r1,4(%r4)
; here we zero the .bss
ldil L%end, %r3 ; the end af all
ldil L%__bss_start, %r4 ; .bss is here
sub %r3,%r4,%r3
zeroloop
addib,>= -4,%r3,zeroloop ; while (--r3 >= 0);
stwm %r0,4(%r4) ; *r4++ = 0;
ldil L%$global$,%dp
ldo R%$global$(%dp),%dp
ldil L%start,%r1
ldo R%start(%r1),%r1
sub %dp,%r1,%dp ; Subtract to get difference
add %rp,%dp,%dp ; and relocate it.
;
; We have relocated ourself to RELOC. If we are running on a machine
; with separate instruction and data caches, we must flush our data
; cache before trying to execute the code starting at rp.
;
ldil L%RELOC,%r22 ; Set %t1 to start of relocated code.
ldo R%RELOC(%r22),%r22
ldil L%edata,%r21 ; Set r21 to address of edata
ldo R%edata(%r21),%r21
ldil L%begin,%r1 ; set %r1 to address of begin
ldo R%begin(%r1),%r1
sub %r21,%r1,%r21 ; Subtract to get length
mtsp %r0,%sr0 ; Set sr0 to kernel space.
ldo -1(%r21),%r21
fdc %r21(0,%r22)
loop addib,>,n -16,%r21,loop ; Decrement by cache line size (16).
fdc %r21(0,%r22)
fdc 0(0,%r22) ; Flush first word at addr to handle
sync ; arbitrary cache line boundary.
nop ; Prevent prefetching.
nop
nop
nop
nop
nop
nop
EXIT(begin) /* jump to relocated code */
start
ldil L%stack_base,%sp
ldo R%stack_base(%sp),%sp
dep %r0,31,6,%sp ; and ensure maximum alignment.
copy %r0, arg0 ; use default boot device
b,n boot ; Call boot(),
/*
* rtt - restart the box
*/
ENTRY(_rtt)
ldi CMD_RESET, %r26
ldil L%LBCAST_ADDR, %r25
stw %r26,R%48(%r25) ; iomod->io_command
forever ; Loop until bus reset takes effect.
b,n forever
ldo -48(sp),sp
EXIT(_rtt)
.SPACE $PRIVATE$
; .SUBSPA $GLOBAL$
.EXPORT $global$
$global$
.WORD 0
.end
|
