1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
|
/* $OpenBSD: pctr.c,v 1.14 2001/06/05 05:05:38 pvalchev Exp $ */
/*
* Pentium performance counter driver for OpenBSD.
* Copyright 1996 David Mazieres <dm@lcs.mit.edu>.
*
* Modification and redistribution in source and binary forms is
* permitted provided that due credit is given to the author and the
* OpenBSD project by leaving this copyright notice intact.
*/
#include <sys/types.h>
#include <sys/errno.h>
#include <sys/fcntl.h>
#include <sys/ioccom.h>
#include <sys/systm.h>
#include <machine/cputypes.h>
#include <machine/psl.h>
#include <machine/pctr.h>
#include <machine/cpu.h>
#include <machine/specialreg.h>
pctrval pctr_idlcnt; /* Gets incremented in locore.s */
/* Pull in the cpuid values from locore.s */
extern int cpu_id;
extern int cpu_feature;
extern char cpu_vendor[];
int pctr_isintel;
#define usetsc (cpu_feature & CPUID_TSC)
#define usep5ctr (pctr_isintel && (((cpu_id >> 8) & 15) == 5) && \
(((cpu_id >> 4) & 15) > 0))
#define usep6ctr (pctr_isintel && ((cpu_id >> 8) & 15) == 6)
void pctrattach __P((int));
int pctropen __P((dev_t, int, int, struct proc *));
int pctrclose __P((dev_t, int, int, struct proc *));
int pctrioctl __P((dev_t, u_long, caddr_t, int, struct proc *));
int p5ctrsel __P((int fflag, u_int cmd, u_int fn));
static __inline void p5ctrrd __P((struct pctrst *st));
int p6ctrsel __P((int fflag, u_int cmd, u_int fn));
static __inline void p6ctrrd __P((struct pctrst *st));
void
pctrattach (num)
int num;
{
if (num > 1)
return;
pctr_isintel = (strcmp(cpu_vendor, "GenuineIntel") == 0);
if (usep6ctr)
/* Enable RDTSC and RDPMC instructions from user-level. */
__asm __volatile (".byte 0xf,0x20,0xe0 # movl %%cr4,%%eax\n"
"\tandl %0,%%eax\n"
"\torl %1,%%eax\n"
"\t.byte 0xf,0x22,0xe0 # movl %%cr4,%%eax"
:: "i" (~CR4_TSD), "i" (CR4_PCE) : "eax");
else if (usetsc)
/* Enable RDTSC instruction from user-level. */
__asm __volatile (".byte 0xf,0x20,0xe0 # movl %%cr4,%%eax\n"
"\tandl %0,%%eax\n"
"\t.byte 0xf,0x22,0xe0 # movl %%cr4,%%eax"
:: "i" (~CR4_TSD) : "eax");
if (usep6ctr)
printf ("pctr: 686-class user-level performance counters enabled\n");
else if (usep5ctr)
printf ("pctr: 586-class performance counters and user-level cycle counter enabled\n");
else if (usetsc)
printf ("pctr: user-level cycle counter enabled\n");
else
printf ("pctr: no performance counters in CPU\n");
}
int
pctropen (dev, oflags, devtype, p)
dev_t dev;
int oflags;
int devtype;
struct proc *p;
{
if (minor (dev))
return ENXIO;
return 0;
}
int
pctrclose (dev, oflags, devtype, p)
dev_t dev;
int oflags;
int devtype;
struct proc *p;
{
return 0;
}
int
p5ctrsel (fflag, cmd, fn)
int fflag;
u_int cmd;
u_int fn;
{
pctrval msr11;
int msr;
int shift;
cmd -= PCIOCS0;
if (cmd > 1)
return EINVAL;
msr = P5MSR_CTR0 + cmd;
shift = cmd ? 0x10 : 0;
if (! (fflag & FWRITE))
return EPERM;
if (fn >= 0x200)
return EINVAL;
msr11 = rdmsr (0x11);
msr11 &= ~(0x1ffLL << shift);
msr11 |= fn << shift;
wrmsr (0x11, msr11);
wrmsr (msr, 0);
return 0;
}
static __inline void
p5ctrrd (st)
struct pctrst *st;
{
u_int msr11;
msr11 = rdmsr (P5MSR_CTRSEL);
st->pctr_fn[0] = msr11 & 0xffff;
st->pctr_fn[1] = msr11 >> 16;
__asm __volatile ("cli");
st->pctr_tsc = rdtsc ();
st->pctr_hwc[0] = rdmsr (P5MSR_CTR0);
st->pctr_hwc[1] = rdmsr (P5MSR_CTR1);
__asm __volatile ("sti");
}
int
p6ctrsel (fflag, cmd, fn)
int fflag;
u_int cmd;
u_int fn;
{
int msrsel, msrval;
cmd -= PCIOCS0;
if (cmd > 1)
return EINVAL;
msrsel = P6MSR_CTRSEL0 + cmd;
msrval = P6MSR_CTR0 + cmd;
if (! (fflag & FWRITE))
return EPERM;
if (fn & 0x380000)
return EINVAL;
wrmsr (msrval, 0);
wrmsr (msrsel, fn);
wrmsr (msrval, 0);
return 0;
}
static __inline void
p6ctrrd (st)
struct pctrst *st;
{
st->pctr_fn[0] = rdmsr (P6MSR_CTRSEL0);
st->pctr_fn[1] = rdmsr (P6MSR_CTRSEL1);
__asm __volatile ("cli");
st->pctr_tsc = rdtsc ();
st->pctr_hwc[0] = rdpmc (0);
st->pctr_hwc[1] = rdpmc (1);
__asm __volatile ("sti");
}
int
pctrioctl (dev, cmd, data, fflag, p)
dev_t dev;
u_long cmd;
caddr_t data;
int fflag;
struct proc *p;
{
switch (cmd) {
case PCIOCRD:
{
struct pctrst *st = (void *) data;
if (usep6ctr)
p6ctrrd (st);
else if (usep5ctr)
p5ctrrd (st);
else {
bzero (st, sizeof (*st));
if (usetsc)
st->pctr_tsc = rdtsc ();
}
st->pctr_idl = pctr_idlcnt;
return 0;
}
case PCIOCS0:
case PCIOCS1:
if (usep6ctr)
return p6ctrsel (fflag, cmd, *(u_int *) data);
if (usep5ctr)
return p5ctrsel (fflag, cmd, *(u_int *) data);
return ENODEV;
default:
return EINVAL;
}
}
|
