1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
|
/* $OpenBSD: cpu.h,v 1.61 2004/06/13 21:49:16 niklas Exp $ */
/* $NetBSD: cpu.h,v 1.35 1996/05/05 19:29:26 christos Exp $ */
/*-
* Copyright (c) 1990 The Regents of the University of California.
* All rights reserved.
*
* This code is derived from software contributed to Berkeley by
* William Jolitz.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the University nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* @(#)cpu.h 5.4 (Berkeley) 5/9/91
*/
#ifndef _I386_CPU_H_
#define _I386_CPU_H_
/*
* Definitions unique to i386 cpu support.
*/
#include <machine/frame.h>
#include <machine/psl.h>
#include <machine/segments.h>
#include <machine/intrdefs.h>
#ifdef MULTIPROCESSOR
#include <machine/i82489reg.h>
#include <machine/i82489var.h>
/* XXX for now... */
#define NLAPIC 1
#endif
/*
* definitions of cpu-dependent requirements
* referenced in generic code
*/
#define cpu_swapin(p) /* nothing */
/*
* Arguments to hardclock, softclock and statclock
* encapsulate the previous machine state in an opaque
* clockframe; for now, use generic intrframe.
*
* XXX intrframe has a lot of gunk we don't need.
*/
#define clockframe intrframe
#include <sys/device.h>
#include <sys/lock.h> /* will also get LOCKDEBUG */
#include <sys/proc.h>
struct intrsource;
/* XXX stuff to move to cpuvar.h later */
struct cpu_info {
struct device ci_dev; /* our device */
struct cpu_info *ci_self; /* pointer to this structure */
struct schedstate_percpu ci_schedstate; /* scheduler state */
struct cpu_info *ci_next; /* next cpu */
/*
* Public members.
*/
struct proc *ci_curproc; /* current owner of the processor */
struct simplelock ci_slock; /* lock on this data structure */
cpuid_t ci_cpuid; /* our CPU ID */
u_int ci_apicid; /* our APIC ID */
#if defined(DIAGNOSTIC) || defined(LOCKDEBUG)
u_long ci_spin_locks; /* # of spin locks held */
u_long ci_simple_locks; /* # of simple locks held */
#endif
/*
* Private members.
*/
struct proc *ci_fpcurproc; /* current owner of the FPU */
int ci_fpsaving; /* save in progress */
volatile u_int32_t ci_tlb_ipi_mask;
struct pcb *ci_curpcb; /* VA of current HW PCB */
struct pcb *ci_idle_pcb; /* VA of current PCB */
int ci_idle_tss_sel; /* TSS selector of idle PCB */
struct intrsource *ci_isources[MAX_INTR_SOURCES];
u_int32_t ci_ipending;
int ci_ilevel;
int ci_idepth;
u_int32_t ci_imask[NIPL];
u_int32_t ci_iunmask[NIPL];
paddr_t ci_idle_pcb_paddr; /* PA of idle PCB */
u_long ci_flags; /* flags; see below */
u_int32_t ci_ipis; /* interprocessor interrupts pending */
int sc_apic_version; /* local APIC version */
u_int32_t ci_level;
u_int32_t ci_vendor[4];
u_int32_t ci_signature; /* X86 cpuid type */
u_int32_t ci_feature_flags; /* X86 CPUID feature bits */
u_int32_t cpu_class; /* CPU class */
struct cpu_functions *ci_func; /* start/stop functions */
void (*cpu_setup)(const char *, int, int); /* proc-dependant init */
int ci_want_resched;
int ci_astpending;
union descriptor *ci_gdt;
volatile int ci_ddb_paused; /* paused due to other proc in ddb */
#define CI_DDB_RUNNING 0
#define CI_DDB_SHOULDSTOP 1
#define CI_DDB_STOPPED 2
#define CI_DDB_ENTERDDB 3
#define CI_DDB_INDDB 4
};
/*
* Processor flag notes: The "primary" CPU has certain MI-defined
* roles (mostly relating to hardclock handling); we distinguish
* betwen the processor which booted us, and the processor currently
* holding the "primary" role just to give us the flexibility later to
* change primaries should we be sufficiently twisted.
*/
#define CPUF_BSP 0x0001 /* CPU is the original BSP */
#define CPUF_AP 0x0002 /* CPU is an AP */
#define CPUF_SP 0x0004 /* CPU is only processor */
#define CPUF_PRIMARY 0x0008 /* CPU is active primary processor */
#define CPUF_APIC_CD 0x0010 /* CPU has apic configured */
#define CPUF_PRESENT 0x1000 /* CPU is present */
#define CPUF_RUNNING 0x2000 /* CPU is running */
/*
* We statically allocate the CPU info for the primary CPU (or,
* the only CPU on uniprocessors), and the primary CPU is the
* first CPU on the CPU info list.
*/
extern struct cpu_info cpu_info_primary;
extern struct cpu_info *cpu_info_list;
#define CPU_INFO_ITERATOR int
#define CPU_INFO_FOREACH(cii, ci) cii = 0, ci = cpu_info_list; \
ci != NULL; ci = ci->ci_next
#ifdef MULTIPROCESSOR
#define I386_MAXPROCS 32 /* because we use a bitmask */
#define CPU_STARTUP(_ci) ((_ci)->ci_func->start(_ci))
#define CPU_STOP(_ci) ((_ci)->ci_func->stop(_ci))
#define CPU_START_CLEANUP(_ci) ((_ci)->ci_func->cleanup(_ci))
#define cpu_number() (i82489_readreg(LAPIC_ID)>>LAPIC_ID_SHIFT)
#define curcpu() (cpu_info[cpu_number()])
#define CPU_IS_PRIMARY(ci) ((ci)->ci_flags & CPUF_PRIMARY)
extern struct cpu_info *cpu_info[I386_MAXPROCS];
extern u_long cpus_running;
extern void cpu_boot_secondary_processors(void);
extern void cpu_init_idle_pcbs(void);
#else /* MULTIPROCESSOR */
#define I386_MAXPROCS 1
#define cpu_number() 0
#define curcpu() (&cpu_info_primary)
#define CPU_IS_PRIMARY(ci) 1
/*
* definitions of cpu-dependent requirements
* referenced in generic code
*/
#define cpu_swapin(p) /* nothing */
#endif
#define curpcb curcpu()->ci_curpcb
#define want_resched (curcpu()->ci_want_resched)
#define astpending (curcpu()->ci_astpending)
/*
* Preemt the current process if in interrupt from user monre,
* or after the current trap/syscall if in system mode.
*/
extern void need_resched(struct cpu_info *);
#define CLKF_USERMODE(frame) USERMODE((frame)->if_cs, (frame)->if_eflags)
#define CLKF_PC(frame) ((frame)->if_eip)
#define CLKF_INTR(frame) (IDXSEL((frame)->if_cs) == GICODE_SEL)
/*
* Give a profiling tick to the current process when the user profiling
* buffer pages are invalid. On the i386, request an ast to send us
* through trap(), marking the proc as needing a profiling tick.
*/
#define need_proftick(p) ((p)->p_flag |= P_OWEUPC, setsoftast())
/*
* Notify the current process (p) that it has a signal pending,
* process as soon as possible.
*/
#define signotify(p) setsoftast()
/*
* We need a machine-independent name for this.
*/
extern void (*delay_func)(int);
struct timeval;
extern void (*microtime_func)(struct timeval *);
#define DELAY(x) (*delay_func)(x)
#define delay(x) (*delay_func)(x)
#define microtime(tv) (*microtime_func)(tv)
#if defined(I586_CPU) || defined(I686_CPU)
/*
* High resolution clock support (Pentium only)
*/
void calibrate_cyclecounter(void);
#ifndef HZ
extern u_quad_t pentium_base_tsc;
#define CPU_CLOCKUPDATE() \
do { \
if (pentium_mhz) { \
__asm __volatile("cli\n" \
"rdtsc\n" \
"sti\n" \
: "=A" (pentium_base_tsc) \
: ); \
} \
} while (0)
#endif
#endif
/*
* pull in #defines for kinds of processors
*/
#include <machine/cputypes.h>
struct cpu_nocpuid_nameclass {
int cpu_vendor;
const char *cpu_vendorname;
const char *cpu_name;
int cpu_class;
void (*cpu_setup)(const char *, int, int);
};
struct cpu_cpuid_nameclass {
const char *cpu_id;
int cpu_vendor;
const char *cpu_vendorname;
struct cpu_cpuid_family {
int cpu_class;
const char *cpu_models[CPU_MAXMODEL+2];
void (*cpu_setup)(const char *, int, int);
} cpu_family[CPU_MAXFAMILY - CPU_MINFAMILY + 1];
};
struct cpu_cpuid_feature {
int feature_bit;
const char *feature_name;
};
#ifdef _KERNEL
extern int cpu;
extern int cpu_class;
extern int cpu_feature;
extern int cpu_ecxfeature;
extern int cpu_apmwarn;
extern int cpu_apmhalt;
extern int cpuid_level;
extern const struct cpu_nocpuid_nameclass i386_nocpuid_cpus[];
extern const struct cpu_cpuid_nameclass i386_cpuid_cpus[];
#if defined(I586_CPU) || defined(I686_CPU)
extern int pentium_mhz;
#endif
#ifdef I586_CPU
/* F00F bug fix stuff for pentium cpu */
extern int cpu_f00f_bug;
void fix_f00f(void);
#endif
/* dkcsum.c */
void dkcsumattach(void);
extern int i386_use_fxsave;
extern int i386_has_sse;
extern int i386_has_sse2;
extern void (*update_cpuspeed)(void);
/* machdep.c */
void dumpconf(void);
void cpu_reset(void);
void i386_proc0_tss_ldt_init(void);
void i386_init_pcb_tss_ldt(struct cpu_info *);
void cpuid(u_int32_t, u_int32_t *);
/* locore.s */
struct region_descriptor;
void lgdt(struct region_descriptor *);
void fillw(short, void *, size_t);
struct pcb;
void savectx(struct pcb *);
void switch_exit(struct proc *);
void proc_trampoline(void);
/* clock.c */
void initrtclock(void);
void startrtclock(void);
void rtcdrain(void *);
void i8254_delay(int);
void i8254_microtime(struct timeval *);
void i8254_initclocks(void);
/* est.c */
#if !defined(SMALL_KERNEL) && defined(I686_CPU)
void est_init(const char *);
int est_setperf(int);
#endif
/* longrun.c */
#if !defined(SMALL_KERNEL) && defined(I586_CPU)
void longrun_init(void);
int longrun_setperf(int);
#endif
/* p4tcc.c */
#if !defined(SMALL_KERNEL) && defined(I686_CPU)
void p4tcc_init(int, int);
int p4tcc_setperf(int);
#endif
void k6_powernow_init(void);
int k6_powernow_setperf(int);
/* npx.c */
void npxdrop(struct proc *);
void npxsave_proc(struct proc *, int);
void npxsave_cpu(struct cpu_info *, int);
#if defined(GPL_MATH_EMULATE)
/* math_emulate.c */
int math_emulate(struct trapframe *);
#endif
#ifdef USER_LDT
/* sys_machdep.h */
extern int user_ldt_enable;
int i386_get_ldt(struct proc *, void *, register_t *);
int i386_set_ldt(struct proc *, void *, register_t *);
#endif
/* isa_machdep.c */
void isa_defaultirq(void);
void isa_nodefaultirq(void);
int isa_nmi(void);
/* pmap.c */
void pmap_bootstrap(vaddr_t);
/* vm_machdep.c */
int kvtop(caddr_t);
#ifdef VM86
/* vm86.c */
void vm86_gpfault(struct proc *, int);
#endif /* VM86 */
#ifdef GENERIC
/* swapgeneric.c */
void setconf(void);
#endif /* GENERIC */
#endif /* _KERNEL */
/*
* CTL_MACHDEP definitions.
*/
#define CPU_CONSDEV 1 /* dev_t: console terminal device */
#define CPU_BIOS 2 /* BIOS variables */
#define CPU_BLK2CHR 3 /* convert blk maj into chr one */
#define CPU_CHR2BLK 4 /* convert chr maj into blk one */
#define CPU_ALLOWAPERTURE 5 /* allow mmap of /dev/xf86 */
#define CPU_CPUVENDOR 6 /* cpuid vendor string */
#define CPU_CPUID 7 /* cpuid */
#define CPU_CPUFEATURE 8 /* cpuid features */
#define CPU_APMWARN 9 /* APM battery warning percentage */
#define CPU_KBDRESET 10 /* keyboard reset under pcvt */
#define CPU_APMHALT 11 /* halt -p hack */
#define CPU_USERLDT 12
#define CPU_OSFXSR 13 /* uses FXSAVE/FXRSTOR */
#define CPU_SSE 14 /* supports SSE */
#define CPU_SSE2 15 /* supports SSE2 */
#define CPU_XCRYPT 16 /* supports VIA xcrypt in userland */
#define CPU_MAXID 17 /* number of valid machdep ids */
#define CTL_MACHDEP_NAMES { \
{ 0, 0 }, \
{ "console_device", CTLTYPE_STRUCT }, \
{ "bios", CTLTYPE_INT }, \
{ "blk2chr", CTLTYPE_STRUCT }, \
{ "chr2blk", CTLTYPE_STRUCT }, \
{ "allowaperture", CTLTYPE_INT }, \
{ "cpuvendor", CTLTYPE_STRING }, \
{ "cpuid", CTLTYPE_INT }, \
{ "cpufeature", CTLTYPE_INT }, \
{ "apmwarn", CTLTYPE_INT }, \
{ "kbdreset", CTLTYPE_INT }, \
{ "apmhalt", CTLTYPE_INT }, \
{ "userldt", CTLTYPE_INT }, \
{ "osfxsr", CTLTYPE_INT }, \
{ "sse", CTLTYPE_INT }, \
{ "sse2", CTLTYPE_INT }, \
{ "xcrypt", CTLTYPE_INT }, \
}
/*
* This needs to be included late since it relies on definitions higher
* up in this file.
*/
#if defined(MULTIPROCESSOR) && defined(_KERNEL)
#include <sys/mplock.h>
#endif
#endif /* !_I386_CPU_H_ */
|