1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
|
/* $OpenBSD: pchb.c,v 1.41 2003/11/07 16:43:08 mickey Exp $ */
/* $NetBSD: pchb.c,v 1.6 1997/06/06 23:29:16 thorpej Exp $ */
/*
* Copyright (c) 2000 Michael Shalayeff
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR OR HIS RELATIVES BE LIABLE FOR ANY DIRECT,
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF MIND, USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
* IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
* THE POSSIBILITY OF SUCH DAMAGE.
*/
/*-
* Copyright (c) 1996 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by Jason R. Thorpe.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the NetBSD
* Foundation, Inc. and its contributors.
* 4. Neither the name of The NetBSD Foundation nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/proc.h>
#include <sys/timeout.h>
#include <machine/bus.h>
#include <dev/pci/pcivar.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcidevs.h>
#include <dev/rndvar.h>
#include <dev/ic/i82802reg.h>
#define PCISET_INTEL_BRIDGETYPE_MASK 0x3
#define PCISET_INTEL_TYPE_COMPAT 0x1
#define PCISET_INTEL_TYPE_AUX 0x2
#define PCISET_INTEL_BUSCONFIG_REG 0x48
#define PCISET_INTEL_BRIDGE_NUMBER(reg) (((reg) >> 8) & 0xff)
#define PCISET_INTEL_PCI_BUS_NUMBER(reg) (((reg) >> 16) & 0xff)
#define PCISET_INTEL_SDRAMC_REG 0x76
#define PCISET_INTEL_SDRAMC_IPDLT (1 << 8)
/* XXX should be in dev/ic/i82424{reg.var}.h */
#define I82424_CPU_BCTL_REG 0x53
#define I82424_PCI_BCTL_REG 0x54
#define I82424_BCTL_CPUMEM_POSTEN 0x01
#define I82424_BCTL_CPUPCI_POSTEN 0x02
#define I82424_BCTL_PCIMEM_BURSTEN 0x01
#define I82424_BCTL_PCI_BURSTEN 0x02
struct pchb_softc {
struct device sc_dev;
bus_space_tag_t bt;
bus_space_handle_t bh;
/* rng stuff */
int ax;
int i;
struct timeout sc_tmo;
};
int pchbmatch(struct device *, void *, void *);
void pchbattach(struct device *, struct device *, void *);
int pchb_print(void *, const char *);
struct cfattach pchb_ca = {
sizeof(struct pchb_softc), pchbmatch, pchbattach
};
struct cfdriver pchb_cd = {
NULL, "pchb", DV_DULL
};
void pchb_rnd(void *v);
int
pchbmatch(parent, match, aux)
struct device *parent;
void *match, *aux;
{
struct pci_attach_args *pa = aux;
/* XXX work around broken via82x866 chipsets */
if (PCI_VENDOR(pa->pa_id) == PCI_VENDOR_VIATECH &&
PCI_PRODUCT(pa->pa_id) == PCI_PRODUCT_VIATECH_VT82C686A_SMB)
return (0);
if (PCI_CLASS(pa->pa_class) == PCI_CLASS_BRIDGE &&
PCI_SUBCLASS(pa->pa_class) == PCI_SUBCLASS_BRIDGE_HOST)
return (1);
return (0);
}
/*
* The variable below is a bit vector representing the Serverworks
* busses that have already been attached. Bit 0 represents bus 0 and
* so forth. The initial value is 1 because we never actually want to
* attach bus 0 since bus 0 is the mainbus.
*/
u_int32_t rcc_bus_visited = 1;
void
pchbattach(parent, self, aux)
struct device *parent, *self;
void *aux;
{
struct pchb_softc *sc = (struct pchb_softc *)self;
struct pci_attach_args *pa = aux;
struct pcibus_attach_args pba;
struct timeval tv1, tv2;
pcireg_t bcreg;
u_char bdnum, pbnum;
pcitag_t tag;
int neednl = 1;
int i, r;
/*
* Print out a description, and configure certain chipsets which
* have auxiliary PCI buses.
*/
switch (PCI_VENDOR(pa->pa_id)) {
#ifdef PCIAGP
case PCI_VENDOR_ALI:
case PCI_VENDOR_SIS:
case PCI_VENDOR_VIATECH:
pciagp_set_pchb(pa);
break;
case PCI_VENDOR_AMD:
switch (PCI_PRODUCT(pa->pa_id)) {
case PCI_PRODUCT_AMD_SC751_SC:
case PCI_PRODUCT_AMD_762_PCHB:
pciagp_set_pchb(pa);
break;
}
break;
#endif
case PCI_VENDOR_RCC:
bdnum = pci_conf_read(pa->pa_pc, pa->pa_tag, 0x44);
if (bdnum >= (sizeof(rcc_bus_visited) * 8) ||
(rcc_bus_visited & (1 << bdnum)))
break;
rcc_bus_visited |= 1 << bdnum;
/*
* This host bridge has a second PCI bus.
* Configure it.
*/
neednl = 0;
pba.pba_busname = "pci";
pba.pba_iot = pa->pa_iot;
pba.pba_memt = pa->pa_memt;
pba.pba_dmat = pa->pa_dmat;
pba.pba_bus = bdnum;
pba.pba_pc = pa->pa_pc;
printf("\n");
config_found(self, &pba, pchb_print);
break;
case PCI_VENDOR_INTEL:
#ifdef PCIAGP
pciagp_set_pchb(pa);
#endif
switch (PCI_PRODUCT(pa->pa_id)) {
case PCI_PRODUCT_INTEL_82443BX_AGP: /* 82443BX AGP (PAC) */
case PCI_PRODUCT_INTEL_82443BX_NOAGP: /* 82443BX Host-PCI (no AGP) */
/*
* An incorrect address may be driven on the
* DRAM bus, resulting in memory data being
* fetched from the wrong location. This is
* the workaround.
*/
bcreg = pci_conf_read(pa->pa_pc, pa->pa_tag,
PCISET_INTEL_SDRAMC_REG);
bcreg |= PCISET_INTEL_SDRAMC_IPDLT;
pci_conf_write(pa->pa_pc, pa->pa_tag,
PCISET_INTEL_SDRAMC_REG, bcreg);
break;
case PCI_PRODUCT_INTEL_PCI450_PB:
bcreg = pci_conf_read(pa->pa_pc, pa->pa_tag,
PCISET_INTEL_BUSCONFIG_REG);
bdnum = PCISET_INTEL_BRIDGE_NUMBER(bcreg);
pbnum = PCISET_INTEL_PCI_BUS_NUMBER(bcreg);
switch (bdnum & PCISET_INTEL_BRIDGETYPE_MASK) {
default:
printf(": bdnum=%x (reserved)", bdnum);
break;
case PCISET_INTEL_TYPE_COMPAT:
printf(": Compatibility PB (bus %d)", pbnum);
break;
case PCISET_INTEL_TYPE_AUX:
printf(": Auxiliary PB (bus %d)\n", pbnum);
neednl = 0;
/*
* This host bridge has a second PCI bus.
* Configure it.
*/
pba.pba_busname = "pci";
pba.pba_iot = pa->pa_iot;
pba.pba_memt = pa->pa_memt;
pba.pba_dmat = pa->pa_dmat;
pba.pba_bus = pbnum;
pba.pba_pc = pa->pa_pc;
printf("\n");
config_found(self, &pba, pchb_print);
break;
}
break;
case PCI_PRODUCT_INTEL_82454NX:
pbnum = 0;
switch (pa->pa_device) {
case 18: /* PXB 0 bus A - primary bus */
break;
case 19: /* PXB 0 bus B */
/* read SUBA0 from MIOC */
tag = pci_make_tag(pa->pa_pc, 0, 16, 0);
bcreg = pci_conf_read(pa->pa_pc, tag, 0xd0);
pbnum = ((bcreg & 0x0000ff00) >> 8) + 1;
break;
case 20: /* PXB 1 bus A */
/* read BUSNO1 from MIOC */
tag = pci_make_tag(pa->pa_pc, 0, 16, 0);
bcreg = pci_conf_read(pa->pa_pc, tag, 0xd0);
pbnum = (bcreg & 0xff000000) >> 24;
break;
case 21: /* PXB 1 bus B */
/* read SUBA1 from MIOC */
tag = pci_make_tag(pa->pa_pc, 0, 16, 0);
bcreg = pci_conf_read(pa->pa_pc, tag, 0xd4);
pbnum = (bcreg & 0x000000ff) + 1;
break;
}
if (pbnum != 0) {
pba.pba_busname = "pci";
pba.pba_iot = pa->pa_iot;
pba.pba_memt = pa->pa_memt;
pba.pba_dmat = pa->pa_dmat;
pba.pba_bus = pbnum;
pba.pba_pc = pa->pa_pc;
printf("\n");
config_found(self, &pba, pchb_print);
}
break;
case PCI_PRODUCT_INTEL_CDC:
bcreg = pci_conf_read(pa->pa_pc, pa->pa_tag,
I82424_CPU_BCTL_REG);
if (bcreg & I82424_BCTL_CPUPCI_POSTEN) {
bcreg &= ~I82424_BCTL_CPUPCI_POSTEN;
pci_conf_write(pa->pa_pc, pa->pa_tag,
I82424_CPU_BCTL_REG, bcreg);
printf(": disabled CPU-PCI write posting");
}
break;
case PCI_PRODUCT_INTEL_82810_MCH:
case PCI_PRODUCT_INTEL_82810_DC100_MCH:
case PCI_PRODUCT_INTEL_82810E_MCH:
case PCI_PRODUCT_INTEL_82815_DC100_HUB:
case PCI_PRODUCT_INTEL_82815_NOGRAPH_HUB:
case PCI_PRODUCT_INTEL_82815_FULL_HUB:
case PCI_PRODUCT_INTEL_82815_NOAGP_HUB:
case PCI_PRODUCT_INTEL_82820_MCH:
case PCI_PRODUCT_INTEL_82840_HB:
case PCI_PRODUCT_INTEL_82850_HB:
case PCI_PRODUCT_INTEL_82860_HB:
sc->bt = pa->pa_memt;
if (bus_space_map(sc->bt, I82802_IOBASE, I82802_IOSIZE,
0, &sc->bh))
break;
/* probe and init rng */
if (!(bus_space_read_1(sc->bt, sc->bh,
I82802_RNG_HWST) & I82802_RNG_HWST_PRESENT))
break;
/* enable RNG */
bus_space_write_1(sc->bt, sc->bh, I82802_RNG_HWST,
bus_space_read_1(sc->bt, sc->bh, I82802_RNG_HWST) |
I82802_RNG_HWST_ENABLE);
/* see if we can read anything */
for (i = 1000; i-- &&
!(bus_space_read_1(sc->bt,sc->bh,I82802_RNG_RNGST)&
I82802_RNG_RNGST_DATAV);
DELAY(10));
if (!(bus_space_read_1(sc->bt, sc->bh,
I82802_RNG_RNGST) & I82802_RNG_RNGST_DATAV))
break;
r = bus_space_read_1(sc->bt, sc->bh, I82802_RNG_DATA);
/* benchmark the RNG */
microtime(&tv1);
for (i = 8 * 1024; i--; ) {
while(!(bus_space_read_1(sc->bt, sc->bh,
I82802_RNG_RNGST) & I82802_RNG_RNGST_DATAV))
;
r = bus_space_read_1(sc->bt, sc->bh,
I82802_RNG_DATA);
}
microtime(&tv2);
timersub(&tv2, &tv1, &tv1);
if (tv1.tv_sec)
tv1.tv_usec += 1000000 * tv1.tv_sec;
printf(": rng active");
if (tv1.tv_usec != 0)
printf(", %dKb/sec",
8 * 1000000 / tv1.tv_usec);
timeout_set(&sc->sc_tmo, pchb_rnd, sc);
sc->i = 4;
pchb_rnd(sc);
break;
default:
break;
}
}
if (neednl)
printf("\n");
}
int
pchb_print(aux, pnp)
void *aux;
const char *pnp;
{
struct pcibus_attach_args *pba = aux;
if (pnp)
printf("%s at %s", pba->pba_busname, pnp);
printf(" bus %d", pba->pba_bus);
return (UNCONF);
}
/*
* Should do FIPS testing as per:
* http://csrc.nist.gov/publications/fips/fips140-1/fips1401.htm
*/
void
pchb_rnd(v)
void *v;
{
struct pchb_softc *sc = v;
/*
* Don't wait for data to be ready. If it's not there, we'll check
* next time.
*/
if ((bus_space_read_1(sc->bt, sc->bh, I82802_RNG_RNGST) &
I82802_RNG_RNGST_DATAV)) {
sc->ax = (sc->ax << 8) |
bus_space_read_1(sc->bt, sc->bh, I82802_RNG_DATA);
if (!sc->i--) {
sc->i = 4;
add_true_randomness(sc->ax);
}
}
timeout_add(&sc->sc_tmo, 1);
}
|