1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
|
/* $OpenBSD: pcibiosvar.h,v 1.11 2003/07/30 05:26:33 mickey Exp $ */
/* $NetBSD: pcibios.h,v 1.2 2000/04/28 17:15:16 uch Exp $ */
/*
* Copyright (c) 1999, by UCHIYAMA Yasushi
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. The name of the developer may NOT be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/
/*
* Data structure definitions for the PCI BIOS interface.
*/
#define PCIBIOS_ADDR_FIXUP 0x001
#define PCIBIOS_BUS_FIXUP 0x002
#define PCIBIOS_INTR_FIXUP 0x004
#define PCIBIOS_INTR_GUESS 0x008
#define PCIBIOS_VERBOSE 0x010
#define PCIBIOS_INTRDEBUG 0x020
/*
* PCI BIOS return codes.
*/
#define PCIBIOS_SUCCESS 0x00
#define PCIBIOS_SERVICE_NOT_PRESENT 0x80
#define PCIBIOS_FUNCTION_NOT_SUPPORTED 0x81
#define PCIBIOS_BAD_VENDOR_ID 0x83
#define PCIBIOS_DEVICE_NOT_FOUND 0x86
#define PCIBIOS_BAD_REGISTER_NUMBER 0x87
#define PCIBIOS_SET_FAILED 0x88
#define PCIBIOS_BUFFER_TOO_SMALL 0x89
struct pcibios_softc {
struct device sc_dev;
int max_bus;
/* address fixup guts */
struct extent *extent_mem;
struct extent *extent_port;
bus_addr_t mem_alloc_start;
bus_addr_t port_alloc_start;
int nbogus;
};
/*
* PCI IRQ Routing Table definitions.
*/
/*
* Slot entry (per PCI 2.1)
*/
struct pcibios_linkmap {
u_int8_t link;
u_int16_t bitmap;
} __attribute__((__packed__));
struct pcibios_intr_routing {
u_int8_t bus;
u_int8_t device;
struct pcibios_linkmap linkmap[4]; /* INT[A:D]# */
u_int8_t slot;
u_int8_t reserved;
} __attribute__((__packed__));
/*
* $PIR header. Reference:
*
* http://www.microsoft.com/HWDEV/busbios/PCIIRQ.htm
*/
struct pcibios_pir_header {
u_int32_t signature; /* $PIR */
u_int16_t version;
u_int16_t tablesize;
u_int8_t router_bus;
u_int8_t router_devfunc;
u_int16_t exclusive_irq;
u_int32_t compat_router; /* PCI vendor/product */
u_int32_t miniport;
u_int8_t reserved[11];
u_int8_t checksum;
} __attribute__((__packed__));
#define PIR_DEVFUNC_DEVICE(devfunc) (((devfunc) >> 3) & 0x1f)
#define PIR_DEVFUNC_FUNCTION(devfunc) ((devfunc) & 7)
#define PIR_DEVFUNC_COMPOSE(dev,func) ((((dev) &0x1f) << 3) | ((func) & 7))
void pcibios_init(void);
extern struct pcibios_pir_header pcibios_pir_header;
extern struct pcibios_intr_routing *pcibios_pir_table;
extern int pcibios_pir_table_nentries;
int pcibios_flags;
typedef void *pciintr_icu_handle_t;
struct pciintr_icu {
int (*pi_getclink)(pciintr_icu_handle_t, int, int *);
int (*pi_get_intr)(pciintr_icu_handle_t, int, int *);
int (*pi_set_intr)(pciintr_icu_handle_t, int, int);
int (*pi_get_trigger)(pciintr_icu_handle_t, int, int *);
int (*pi_set_trigger)(pciintr_icu_handle_t, int, int);
};
typedef const struct pciintr_icu *pciintr_icu_tag_t;
#define pciintr_icu_getclink(t, h, link, pirqp) \
(*(t)->pi_getclink)((h), (link), (pirqp))
#define pciintr_icu_get_intr(t, h, pirq, irqp) \
(*(t)->pi_get_intr)((h), (pirq), (irqp))
#define pciintr_icu_set_intr(t, h, pirq, irq) \
(*(t)->pi_set_intr)((h), (pirq), (irq))
#define pciintr_icu_get_trigger(t, h, irq, triggerp) \
(*(t)->pi_get_trigger)((h), (irq), (triggerp))
#define pciintr_icu_set_trigger(t, h, irq, trigger) \
(*(t)->pi_set_trigger)((h), (irq), (trigger))
#define PCIBIOS_PRINTV(arg) \
do { \
if (pcibios_flags & PCIBIOS_VERBOSE) \
printf arg; \
} while (0)
#define PCIADDR_SEARCH_IO 0
#define PCIADDR_SEARCH_MEM 1
struct extent *pciaddr_search(int, bus_addr_t *, bus_size_t);
int pci_intr_fixup(struct pcibios_softc *, pci_chipset_tag_t, bus_space_tag_t);
int pci_bus_fixup(pci_chipset_tag_t, int);
void pci_addr_fixup(struct pcibios_softc *, pci_chipset_tag_t, int);
void pci_device_foreach(struct pcibios_softc *, pci_chipset_tag_t, int,
void (*)(struct pcibios_softc *, pci_chipset_tag_t, pcitag_t));
int pci_intr_header_fixup(pci_chipset_tag_t, pcitag_t, pci_intr_handle_t *);
int pci_intr_route_link(pci_chipset_tag_t, pci_intr_handle_t *);
int pci_intr_post_fixup(void);
/*
* Init functions for our known PCI ICUs.
*/
int piix_init(pci_chipset_tag_t, bus_space_tag_t, pcitag_t,
pciintr_icu_tag_t *, pciintr_icu_handle_t *);
int opti82c558_init(pci_chipset_tag_t, bus_space_tag_t, pcitag_t,
pciintr_icu_tag_t *, pciintr_icu_handle_t *);
int opti82c700_init(pci_chipset_tag_t, bus_space_tag_t, pcitag_t,
pciintr_icu_tag_t *, pciintr_icu_handle_t *);
int via82c586_init(pci_chipset_tag_t, bus_space_tag_t, pcitag_t,
pciintr_icu_tag_t *, pciintr_icu_handle_t *);
int via8231_init(pci_chipset_tag_t, bus_space_tag_t, pcitag_t,
pciintr_icu_tag_t *, pciintr_icu_handle_t *);
int sis85c503_init(pci_chipset_tag_t, bus_space_tag_t, pcitag_t,
pciintr_icu_tag_t *, pciintr_icu_handle_t *);
int amd756_init(pci_chipset_tag_t, bus_space_tag_t, pcitag_t,
pciintr_icu_tag_t *, pciintr_icu_handle_t *);
int ali1543_init(pci_chipset_tag_t, bus_space_tag_t, pcitag_t,
pciintr_icu_tag_t *, pciintr_icu_handle_t *);
|
